|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
52603961
Online Users :
958
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"yeh chih ting"
Showing items 1-10 of 24 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page
| 國立交通大學 |
2019-04-02T06:01:07Z |
A NOVEL LIQUID-PACKAGING TECHNOLOGY FOR HIGHLY RELIABLE UV-LED ENCAPSULATION
|
Zhang, Wen-Hua; Lin, Wei-Keng; Yeh, Chih-Ting; Chiang, Song-Bor; Jao, Chih-Sheng |
| 國立交通大學 |
2019-04-02T06:00:28Z |
Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection
|
Yeh, Chih-Ting; Ker, Ming-Dou |
| 國立交通大學 |
2019-04-02T05:58:21Z |
Luminescence material characterizations on laser-phosphor lighting techniques
|
Yeh, Chih-Ting; Chou, Yen-, I; Yang, Kai-Shing; Wu, Shih-Kuo; Wang, Chi-Chuang |
| 國立交通大學 |
2018-08-21T05:52:53Z |
A novel oxidized composite braided wires wick structure applicable for ultra-thin flattened heat pipes
|
Yang, Kai-Shing; Tu, Cheng-Wei; Zhang, Wen-Hua; Yeh, Chih-Ting; Wang, Chi-Chuan |
| 國立交通大學 |
2017-04-21T06:55:40Z |
An experimental and analytical investigation of the photo-thermal-electro characteristics of a high power InGaN LED module
|
Yang, Kai-Shing; Ding, Wei-Ting; Yeh, Chih-Ting; Lee, Ming-Tsang; Wang, Chi-Chuan |
| 國立交通大學 |
2017-04-21T06:50:01Z |
Design of Power-Rail ESD Clamp Circuit with Adjustable Holding Voltage against Mis-trigger or Transient-Induced Latch-On Events
|
Yeh, Chih-Ting; Liang, Yung-Chih; Ker, Ming-Dou |
| 國立交通大學 |
2017-04-21T06:49:53Z |
Layout Optimization on ESD Diodes for Giga-Hz RF and High-Speed I/O Circuits
|
Yeh, Chih-Ting; Liang, Yung-Chih; Ker, Ming-Dou |
| 國立交通大學 |
2017-04-21T06:49:47Z |
Area-Efficient Power-Rail ESD Clamp Circuit with SCR Device Embedded into ESD-Transient Detection Circuit in a 65nm CMOS Process
|
Yeh, Chih-Ting; Ker, Ming-Dou |
| 國立交通大學 |
2017-04-21T06:49:46Z |
Resistor-Less Power-Rail ESD Clamp Circuit with Ultra-Low Leakage Current in 65nm CMOS Process
|
Yeh, Chih-Ting; Ker, Ming-Dou |
| 國立交通大學 |
2015-11-26T01:05:38Z |
全金屬矽化物互補式金氧半奈米晶片之靜電放電防護電路設計與實現
|
葉致廷; Yeh, Chih-Ting; 柯明道; Ker, Ming-Dou |
顯示項目 1-10 / 24 (共3頁)
1 2 3 > >>
每頁顯示[10|25|50]項目
|
