English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52730499    Online Users :  523
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"yeong chang maa"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-16 of 16  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立臺灣海洋大學 2013 On the Variants of Tagged Geometric History Length Branch Predictors Yeong-Chang Maa; Mao-Hsu Yen
國立臺灣海洋大學 2011 Methods for Allocating Transmission Bandwidths of a Network 馬永昌; Yeong-Chang Maa
國立臺灣海洋大學 2011 A Separable Input Device for a Game Console of Computer 馬永昌; Yeong-Chang Maa
國立臺灣海洋大學 2011 網路頻寬配置方法 馬永昌; Yeong-Chang Maa
國立臺灣海洋大學 2010-12 Evaluating and Improving Variable Length History Branch Predictors Yeong-Chang Maa;Mao-Hsu Yen;Yu-Tang Wang
國立臺灣海洋大學 2010-10 Hedging Filter for Power Aware Branch Prediction Yeong-Chang Maa;Mao-Hsu Yen;Shu-Ming Kuo;Guan-Luen Lee
國立臺灣海洋大學 2010 Improving Power Saving for Filter-Based Branch Target Buffer Yeong-Chang Maa;Mao-Hsu Yen;Chun-Hung Wang;Guan-Luen Lee;Xumin Guo
國立臺灣海洋大學 2010 Wavefront Architecture for Computing the Dynamic Space Warping Algorithm Mao-Hsu Yen;Yeong-Chang Maa;Bing-Kun Chan;Wei-Heng Chen;Chih-Hao Ting
國立臺灣海洋大學 2010 Hierarchical Decoder for Filter-Based Low Power BTB Yeong-Chang Maa;Mao-Hsu Yen;Chun-Hung Wang;Guan-Luen Lee;Xumin Guo
國立臺灣海洋大學 2010 Cost-effective branch prediction by combining hedging and filterin Yeong-Chang Maa;Mao-Hsu Yen;Shu-Ming Kuo;Guan-Luen Lee
國立臺灣海洋大學 2009-11 運用過濾器方法之低耗電分支目標緩衝器的設計 馬永昌;李冠侖; Yeong-Chang Maa;Kuan-Lun Lee
國立臺灣海洋大學 2008-10 SIMD-Wavefront Architecture for Computing the Dynamic Time Warping Algorithm Mao-Hsu Yen;Yeong-Chang Maa;Chu Yu;Yi-Shan Chen;Yu-Hsiang Huang
國立臺灣海洋大學 2008 A VLSI Architecture for Computing the Dynamic Space Warping Algorithm Chun-Lung Wu;Chia-Yen Hsu;Yu-Hsiang Huang;Mao-Hsu Yen;Yeong-Chang Maa
國立臺灣海洋大學 2007-03 A DTW VLSI Chip for Computing the DSW Algorithm M. H. Yen;Yeong-Chang Maa;Yih-Hsia Lin;Shin-Yi Cheng;Chun-Lung Wu
國立臺灣海洋大學 2006 A Three-Stage Three-Sided Rearrangeable Switching Network for Interconnection Chip Mao-Hsu Yen;Yeong-Chang Maa;Chin-Fa Hsieh;Shiuh-Chung Yi;
國立臺灣海洋大學 1991 Two Economical Directory Schemes for Large-Scale Cache-Coherent Multiprocessors Yeong-Chang Maa;Dominique Theibaut;Dhiraj K. Pradhan

Showing items 1-16 of 16  (1 Page(s) Totally)
1 
View [10|25|50] records per page