English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  52866462    線上人數 :  690
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"yi chuen eng"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 46-70 / 80 (共4頁)
<< < 1 2 3 4 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立中山大學 2008-05 A Novel Multi-Source/Drain SOI MOSFET Jyi-Tsong Lin;Po-Hsieh Lin;Yi-Chuen Eng;Ying-Chieh Tasi;Hung-Jen Tseng;Yi-Ming Tseng
國立中山大學 2008-05 The Influence of the Source/drain-tie Length on the SOI Based Transistors Jyi-Tsong Lin;Shiang-Shi Kang;Yi-Chuen Eng;Yi-Ming Tseng;Ying-Chieh Tsai;Hung-Jen Tseng
國立中山大學 2008-05 A Novel SOI MOSFET with Multi-Source/Drain Jyi-Tsong Lin;Po-Hsieh Lin;Yi-Chuen Eng
國立中山大學 2007-12 A Novel Blocking Technology for Improving the Short-Channel Effects in Polycrystalline Silicon TFT Devices Jyi-Tsong Lin; Yi-Chuen Eng
國立中山大學 2007-12 Misalignment of the Block Oxide Height in Self-aligned Source/Drain-tied bFDSOI-FET Jyi-Tsong Lin;Yi-Chuen Eng;Kung-Kai Kao;Hau-Yuan Huang;Jeng-Da Lin;Shiang-Shi Kang
國立中山大學 2007-11 Influence of Block Oxide Width on a Silicon on Partial Insulator Field-Effect Transistor Jyi-Tsong Lin; Yi-Chuen Eng
國立中山大學 2007-11 A Novel Middle-Gate-Double-Channel FET for high Reliability Use Hau-Yuan Huang;Jyi-Tsong Lin;Yi-Chuen Eng;Jeng-Da Lin;Kung-Kai Kao
國立中山大學 2007-11 Characteristics Study of Pillar Field-Effect Transistor for Future High Reliability application Jyi-Tsong Lin;Kung-Kai Kao;Jeng-Da Lin;Yi-Chuen Eng;Shiang-Shi Kang;Hau-Yuan Huang
國立中山大學 2007-09 Improvement of Self-heating Effects in Nanoscale Multi-substrate Contact Field-effect Transistors Yi-Chuen Eng;Jyi-Tsong Lin
國立中山大學 2007-09 Self-aligned Block Oxide Process for bSPIFETs Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學 2007-07 Advanced π-FET Technology for 45 nm Technology Node Yi-Chuen Eng;Jyi-Tsong Lin
國立中山大學 2007-06 Oxide Islands Design for Elimination of Ultra-shallow Junction Formation Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學 2007-05 Source/Drain-Tied Poly-Si Thin-Film Transistor with Π-Shaped Active Region for Device Reliability Improvement Jyi-Tsong Lin; Yi-Chuen Eng
國立中山大學 2007-05 Self-aligned Block Oxide Process for bFDSOI Devices Yi-Chuen Eng;Jyi-Tsong Lin
國立中山大學 2007-05 Misalignment of the Block Oxide Height in Self-Aligned bSPIFET Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學 2007-05 A New Self-Aligned Double-Gate Thin-Film Transistor With π-Shaped Source/Drain Regions Jyi-Tsong Lin; J. Chen;Yi-Chuen Eng;Wei-Jhe Yang
國立中山大學 2007-05 Self-aligned Block Oxide Enclosed Body Process for FDSOI Devices Yi-Chuen Eng;Jyi-Tsong Lin
國立中山大學 2007-05 The Impact of Block Oxide Height in Self-Aligned bSPIFET Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學 2007-01 Analysis of Si-body Thickness Variation for a new 40 nm Gate Length bFDSOI Jyi-Tsong Lin;Yi-Chuen Eng;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學 2006-12 Analysis of the Block Oxide Width Variations in a Body-tied Nanodevice Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學 2006-11 An Investigation Of The Self-Aligned And Smart-Body-Tied Bottom-Gate Thin Film Transistor Jyi-Tsong Lin;Wei-Jhe Yang;Jhen-Chen;Yi-Chuen Eng
國立中山大學 2006-10 An Investigation of the effects of Si thickness-induced variation of the electrical characteristics in FDSOI with block oxide Yi-Chuen Eng;Jyi-Tsong Lin;Kuo-Dong Huang;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學 2006-10 Characterization of the Self-aligned Pseudo-SOI Device Structures Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學 2006-10 A Nanoscale bSPIFET to Overcome CMOS Scaling Jyi-Tsong Lin;Yi-Chuen Eng;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學 2006-07 Ultra-Short-Channel Characteristics of Planar MOSFETs with Block Oxide Jyi-Tsong Lin;Yi-Chuen Eng;Kuo-Dong Huang;Tai-Yi Lee;Kao-Cheng Lin

顯示項目 46-70 / 80 (共4頁)
<< < 1 2 3 4 > >>
每頁顯示[10|25|50]項目