臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"yi chuen eng"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 6-30 of 80 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立中山大學	2009-07	Advanced Block Oxide MOSFETs for 25 nm Technology Node	Chih-Hung Sun;Jyi-Tsong Lin;Yi-Chuen Eng;Tzu-Feng Chang;Po-Hiesh Lin;Hsuan-Hsu Chen;Chih-Hao Kuo;Hsien-Nan Chiu
國立中山大學	2009-07	Self-Aligned SOI MOSFETs with Ω-Shaped Conductive Layer and Source/Drain-Tie	Jyi-Tsong Lin;Tzu-Feng Chang;Yi-Chuen Eng;Hsuan-Hsu Chen;Chih-Hao Kuo;Chih-Hung Sun;Po-Hiesh Lin;Hsien-Nan Chiu
國立中山大學	2009-07	Improving Reliability and Diminishing Parasitic Capacitance Effects in a Vertical Transistor with Embedded Gate	Jyi-Tsong Lin;Chih-Hao Kuo;Tai-Yi Lee;Yi-Chuen Eng;Tzu-Feng Chang;Po-Hsieh Lin;Hsuan-Hsu Chen
國立中山大學	2009-06	The impact of Junction Depth on Vertical Sidewall MOSFETs with Embedded Gate	Chih-Hao Kuo;Jyi-Tsong Lin;Tai-Yi Lee;Yi-Chuen Eng;Tzu-Feng Chang;Po-Hsieh Lin;Hsuan-Hsu Chen;Chih-Hung Sun;Hsien-Nan Chiu
國立中山大學	2009-05	Self-Aligned Silicon-On-Insulator MOSFETs with Ω-Shaped Conductive Layer	Tzu-Feng Chang;Jyi-Tsong Lin;Yi-Chuen Eng;Chih-Hung Sun;Po-Hiesh Lin;Hsien-Nan Chiu;Hsuan-Hsu Chen;Chih-Hao Kuo
國立中山大學	2009-05	A Novel Poly-silicon Thin-Film Transistor with Multi-Trenched Body Formed by Using Isotropic-etching for Suppressing Off-State Leakage	Hsien-Nan Chiu;Jyi-Tsong Lin;Yi-Chuen Eng;Po-Hiesh Lin;Tzu-Feng Chang;Chih-Hung Sun;Chih-Hao Kuo;Hsuan-Hsu Chen
國立中山大學	2009-05	Self-Aligned Block-Oxide Quasi-SOI MOSFETs with S/D-Tie	Chih-Hung Sun; Jyi-Tsong Lin; Yi-Chuen Eng; Tzu-Feng Chang; Po-Hiesh Lin; Hsuan-Hsu Chen; Chih-Hao Kuo; Hsien-Nan Chiu
國立中山大學	2009-05	A Novel Double Gate MOSFET with Self-Align Process and Source/Drain Tie	Jyi-Tsong Lin;Po-Hsieh Lin;Yi-Chuen Eng
國立中山大學	2009-05	An Improved Vertical Embedded Sidewall-Gate MOSFET for Reducing Parasitic Capacitance and Suppressing Kink Effects	Chih-Hao Kuo;Jyi-Tsong Lin;Tai-Yi Lee;Yi-Chuen Eng;Tzu-Feng Chang
國立中山大學	2009-05	Simulation Study of Novel FinFET Devices with connected body	Jyi-Tsong Lin;Po-Hsieh Lin;Yi-Chuen Eng
國立中山大學	2009-05	Future of Planar Self-Aligned Block Oxide Based MOSFET Technology	Jyi-Tsong Lin;Yi-Chuen Eng;Chih-Hao Kuo;Tzu-Feng Chang;Chih-Hung Sun;Po-Hsieh Lin;Hsien-Nan Chiu;Hsuan-Hsu Chen
國立中山大學	2009-05	A Novel Poly-Si Thin-Film Transistor with Multi-Trenched Body by Using Isotropic-etching for Suppressing Off-State Leakage	Hsien-Nan Chiu;Jyi-Tsong Lin;Yi-Chuen Eng;Po-Hiesh Lin;Tzu-Feng Chang;Chih-Hung Sun;Chih-Hao Kuo;Hsuan-Hsu Chen
國立中山大學	2009-05	A Novel Double Gate MOSFET with Self-align Process and Source/Drain Tie	Po-Hsieh Lin;Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學	2009-04	A Vertical Transistor with Embedded Gate for Reducing Parasitic Overlap Capacitance	Chih-Hao Kuo;Jyi-Tsong Lin;Tai-Yi Lee;Yi-Chuen Eng;Tzu-Feng Chang
國立中山大學	2009-04	A Novel Polysilicon Thin-Film Transistor with Multi-Trenched Body by Using Isotropic-etching for Suppressing Off-State Leakage	Hsien-Nan Chiu;Jyi-Tsong Lin;Yi-Chuen Eng;Po-Hiesh Lin;Tzu-Feng Chang
國立中山大學	2009-04	Study of bMOS and bMPI for 25 nm technology node	Chih-Hung Sun; Jyi-Tsong Lin; Yi-Chuen Eng; Tzu-Feng Chang; Po-Hiesh Lin; Hsuan-Hsu Chen; Chih-Hao Kuo; Hsien-Nan Chiu
國立中山大學	2009-04	Self-Aligned Silicon-On-Insulator Transistors with Ω-Shaped Conductive Layer and Source/Drain-Tie: A Simulation Study	Tzu-Feng Chang;Jyi-Tsong Lin;Yi-Chuen Eng;Chih-Hao Kuo;Chih-Hung Sun;Po-Hiesh Lin;Hsien-Nan Chiu;Hsuan-Hsu Chen
國立中山大學	2009-04	A New Novel FinFET Device	Po-Hsieh Lin;Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學	2009-04	A Simulation Study of Source/Drain-Tie Effects on the Short-Channel Characteristics of SA-ΠFETs	Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學	2009-03	Study of New Novel FinFET Device with Its Bodies been Connected	Jyi-Tsong Lin;Po-Hsieh Lin;Yi-Chuen Eng
國立中山大學	2008-10	The Influence of the Source/Drain-tie Length in a Novel Self-Aligned S/D tie SOI for Improving Self-heating	Jyi-Tsong Lin;Shiang-Shi Kang;Yi-Chuen Eng;Yi-Ming Tseng;Ying-Chieh Tasi;Hung-Jen Tseng
國立中山大學	2008-10	Thermal Stability of a High Performance PTGVMOS with Native-tie	Ying-Chieh Tsai;Jyi-Tsong Lin;Yi-Chuen Eng;Shiang-Shi Kang;Yi-Ming Tseng;Hung-Jen Tseng
國立中山大學	2008-10	A New Process for Self-aligned Silicon-On-Insulator with Block Oxide and Its Memory Application for 1T-DRAM	Yi-Ming Tseng;Jyi-Tsong Lin;Yi-Chuen Eng;Shiang-Shi Kang;Hung-Jen Tseng;Ying-Chieh Tsai
國立中山大學	2008-10	Misalignment Issue between the Si-body and the Gate of a 30nm bSPIFET	Hung-Jen Tseng;Jyi-Tsong Lin;Yi-Chuen Eng;Bao-Tang Jheng;Yi-Ming Tseng;Shiang-Shi Kang
國立中山大學	2008-08	A Novel Pseudo Tri-Gate Vertical MOSFET with Source/Drain tie	Jyi-Tsong Lin;Ying-Chieh Tsai;Yi-Chuen Eng;Yi-Ming Tseng;Shiang-Shi Kang

Showing items 6-30 of 80 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 52818170 Online Users : 658 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library