臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 總筆數 :0
	造訪人次 : 52808817 線上人數 : 599 教育部委託研究計畫計畫執行:國立臺灣大學圖書館

搜尋範圍

進階搜尋

登入

管理

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"yi hsiang lai"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 1-10 / 12 (共2頁)
1 2 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
臺大學術典藏	2019-10-24T07:45:21Z	Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits	江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏	2019-10-24T07:45:21Z	Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits	江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏	2019-10-24T07:43:07Z	Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits	JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2019-10-24T07:43:07Z	Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits	JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	A General Framework for Efficient Performance Analysis of Acyclic Asynchronous Pipelines	Yi-Hsiang Lai;Chi-Chuan Chuang;Jie-Hong R. Jiang; Yi-Hsiang Lai; Chi-Chuan Chuang; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	A General Framework for Efficient Performance Analysis of Acyclic Asynchronous Pipelines	Yi-Hsiang Lai;Chi-Chuan Chuang;Jie-Hong R. Jiang; Yi-Hsiang Lai; Chi-Chuan Chuang; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	SPOCK: Static performance analysis and deadlock verification for efficient asynchronous circuit synthesis	Chun-Hong Shih;Yi-Hsiang Lai;Jie-Hong R. Jiang; Chun-Hong Shih; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	SPOCK: Static performance analysis and deadlock verification for efficient asynchronous circuit synthesis	Chun-Hong Shih;Yi-Hsiang Lai;Jie-Hong R. Jiang; Chun-Hong Shih; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	Asynchronous QDI Circuit Synthesis from Signal Transition Protocols	Bo-Yuan Huang;Yi-Hsiang Lai;Jie-Hong R. Jiang; Bo-Yuan Huang; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	Asynchronous QDI Circuit Synthesis from Signal Transition Protocols	Bo-Yuan Huang;Yi-Hsiang Lai;Jie-Hong R. Jiang; Bo-Yuan Huang; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG

顯示項目 1-10 / 12 (共2頁)
1 2 > >>
每頁顯示[10|25|50]項目