臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 52801458 Online Users : 575 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"yi hsiang lai"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 1-12 of 12 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	2019-10-24T07:45:21Z	Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits	江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏	2019-10-24T07:45:21Z	Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits	江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏	2019-10-24T07:43:07Z	Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits	JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2019-10-24T07:43:07Z	Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits	JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	A General Framework for Efficient Performance Analysis of Acyclic Asynchronous Pipelines	Yi-Hsiang Lai;Chi-Chuan Chuang;Jie-Hong R. Jiang; Yi-Hsiang Lai; Chi-Chuan Chuang; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	A General Framework for Efficient Performance Analysis of Acyclic Asynchronous Pipelines	Yi-Hsiang Lai;Chi-Chuan Chuang;Jie-Hong R. Jiang; Yi-Hsiang Lai; Chi-Chuan Chuang; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	SPOCK: Static performance analysis and deadlock verification for efficient asynchronous circuit synthesis	Chun-Hong Shih;Yi-Hsiang Lai;Jie-Hong R. Jiang; Chun-Hong Shih; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	SPOCK: Static performance analysis and deadlock verification for efficient asynchronous circuit synthesis	Chun-Hong Shih;Yi-Hsiang Lai;Jie-Hong R. Jiang; Chun-Hong Shih; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	Asynchronous QDI Circuit Synthesis from Signal Transition Protocols	Bo-Yuan Huang;Yi-Hsiang Lai;Jie-Hong R. Jiang; Bo-Yuan Huang; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:26:17Z	Asynchronous QDI Circuit Synthesis from Signal Transition Protocols	Bo-Yuan Huang;Yi-Hsiang Lai;Jie-Hong R. Jiang; Bo-Yuan Huang; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:00:43Z	Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits	Chi-Chuan Chuang;Yi-Hsiang Lai;Jie-Hong R. Jiang; Chi-Chuan Chuang; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏	2018-09-10T15:00:43Z	Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits	Chi-Chuan Chuang;Yi-Hsiang Lai;Jie-Hong R. Jiang; Chi-Chuan Chuang; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG

Showing items 1-12 of 12 (1 Page(s) Totally)
1
View [10|25|50] records per page