|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"yu hui jung"
Showing items 21-36 of 36 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立臺灣大學 |
1986-09 |
Integrated Entry and Verification System for VLSI Design
|
馮武雄; Parng, T. P.; 于惠中; Chen, C. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, C. F. |
| 國立臺灣大學 |
1986-09 |
Integrated VLSI Design System - Main System Design
|
Parng, T. P.; 馮武雄; 于惠中; Chen, C. F.; Cheng, K. D.; Parng, T. P.; Feng, Wu-Shiung; Yu, Hui-Jung; Chen, C. F.; Cheng, K. D. |
| 國立臺灣大學 |
1986-09 |
Multiple-Level Abstraction for Hierarchical VLSI Storage System
|
Parng, T. P.; 馮武雄; 于惠中; Chen, C. F.; Cheng, K. D.; Parng, T. P.; Feng, Wu-Shiung; Yu, Hui-Jung; Chen, C. F.; Cheng, K. D. |
| 國立臺灣大學 |
1986-09 |
Netlist-Driven Cell-Layout Editor System
|
馮武雄; Parng, T. P.; 于惠中; Chen, C. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, C. F. |
| 國立臺灣大學 |
1986-09 |
Private Database Management System for VLSI Design
|
Parng, T. P.; 馮武雄; 于惠中; Chen, C. F.; Cheng, K. D.; Parng, T. P.; Feng, Wu-Shiung; Yu, Hui-Jung; Chen, C. F.; Cheng, K. D. |
| 國立臺灣大學 |
1986-09 |
Three Layer Routing Algorithms for VLSI Design
|
馮武雄; Parng, T. P.; 于惠中; Chen, C. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, C. F. |
| 國立臺灣大學 |
1986-08 |
Hierarchical Timing Verification System for Multiple Clocked Logic Circuit
|
Tyan, C. Y.; 馮武雄; 于惠中; Yeh, T. S.; Tyan, C. Y.; Feng, Wu-Shiung; Yu, Hui-Jung; Yeh, T. S. |
| 國立臺灣大學 |
1986 |
An Interactive Symbolic Layout System for Integrated-Circuit Design - HISLID
|
馮武雄; 于惠中; Feng, Wu-Shiung; Yu, Hui-Jung |
| 國立臺灣大學 |
1986 |
Parallel Algorithm and Architecture for Solving Covariance Eigen System
|
Jou, I. C.; Hu, Y. H.; 于惠中; 馮武雄; Jou, I. C.; Hu, Y. H.; Yu, Hui-Jung; Feng, Wu-Shiung |
| 國立臺灣大學 |
1985-09 |
Automatic VLSI Circuit Synthesizer System Vol.1:A Programming Logic Array (PLA) Reduction and Generation System
|
馮武雄; Parng, T. P.; 于惠中; Chen, S. J.; Sun, L. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, S. J.; Sun, L. F. |
| 國立臺灣大學 |
1985-09 |
Automatic VLSI Circuit Synthesizer System Vol.2:Data Path Synthesizer
|
馮武雄; Parng, T. P.; 于惠中; Chen, S. J.; Sun, L. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, S. J.; Sun, L. F. |
| 國立臺灣大學 |
1985-09 |
Automatic VLSI Circuit Synthesizer System Vol.3:Design and Imple Mentation of a Hardware Compiler Optimizer
|
馮武雄; Parng, T. P.; 于惠中; Chen, S. J.; Sun, L. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, S. J.; Sun, L. F. |
| 國立臺灣大學 |
1985-09 |
Integrated VLSI Design System - MPC Chip Design
|
Parng, T. P.; 于惠中; 馮武雄; Lee, J. S.; Lin, S.; Ho, H. J.; Parng, T. P.; Yu, Hui-Jung; Feng, Wu-Shiung; Lee, J. S.; Lin, S.; Ho, H. J. |
| 國立臺灣大學 |
1985-09 |
A Routing Tool
|
Yao, H. H.; 馮武雄; 龐台銘; 于惠中; Yao, H. H.; 馮武雄; 龐台銘; Yu, Hui-Jung |
| 國立臺灣大學 |
1985-06 |
An Interactive Symbolic Layout System for Integrated-Circuit Design
|
馮武雄; 于惠中; Feng, Wu-Shiung; Yu, Hui-Jung |
| 國立臺灣大學 |
1985 |
Highly Concurrent Algorithm and Pipelined VLSI Architecture for Solving Covariance Systems
|
Jou, I. C.; Hu, Y. H.; 于惠中; 馮武雄; Jou, I. C.; Hu, Y. H.; Yu, Hui-Jung; Feng, Wu-Shiung |
Showing items 21-36 of 36 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
