English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52805349    ???header.onlineuser??? :  532
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"yu lung lo"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 41-64 of 64  (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page

Institution Date Title Author
國立高雄師範大學 2009-02 Vernier Caliper and Equivalent-Signal Sampling for Built-in Jitter Measurement System Shu-Yu Jiang;Chan-Wei Huang;Yu-Lung Lo;Kuo-Hsing Cheng; 羅有龍
朝陽科技大學 2009-01 Real-valued Feature Indexing for Music Databases 羅有隆; Yu-lung Lo;Ling-yi Tsai
國立高雄師範大學 2008-08 Ultra-Low-Voltage Phase-Locked Loop with Bulk-Input VCO Yu-Lung Lo;Wei-Bin Yang;Ting-Sheng Chao;Jiunn-Way Miaw;Jing-Shiuan Huang;Kuo-Hsing Cheng; 羅有龍
國立高雄師範大學 2008-04 Spread-Spectrum Clock Generator Using Fractional–N PLL Controlled Delta-Sigma Modulator for Serial-ATA III Kuo-Hsing Cheng;Cheng-Laing Hung;Chih-Hsien Chang;Yu-Lung Lo;Wei-Bin Yang;Jiunn-Way Miaw; 羅有龍
朝陽科技大學 2008 A Unified Framework for Cluster Manager Election and Clustering Mechanism in Mobile Ad Hoc Networks 王淑卿;潘信宏;嚴國慶;羅有隆; Shu-Ching Wang; Hsin-Hung Pan; Kuo-Qin Yan; Yu-Lung Lo
國立高雄師範大學 2007-12 A Phase Interpolator for Sub-1V and High Frequency for Clock and Data Recovery Kuo-Hsing Cheng;Pei-Kai Tseng;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2007-11 Analysis and Design of Ultra Low VDD Circuit Ting-Sheng Chao;Chung-Yu Chang;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2007-07 A Fast-Lock Wide-Range Delay-Locked Loop Using Frequency Range Selector for Multiphase Clock Generator Kuo-Hsing Chen;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2006-12 A New Dynamic Floating Input D Flip-Flop (DFIDFF) for High Speed and Ultra Low Voltage Divided-by 4/5 Prescaler Ting-Sheng Jau;Wei-Bin Yang;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2006-05 A 100MHz-1GHz Adaptive Bandwidth Phase-Locked Loop in 90nm Process Kuo-Hsing Cheng;Kai-Fei Chang;Yu-Lung Lo;Ching-Wen Lai;Yuh-Kuang Tseng; 羅有龍
國立高雄師範大學 2005-09 A Fast-Lock Mixed-Mode DLL with Wide-Range Operation and Multiphase Outputs Kuo-Hsing Cheng;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2005-05 A Phase-detect Synchronous Mirror Delay for Fast Clock Skew-compensation Circuits Kuo-Hsing Cheng;Chen-Lung Wu;Yu-Lung Lo;Chia-Wei Su; 羅有龍
國立高雄師範大學 2004-09 A Fast-Lock DLL with Power-On Reset Circuit Kuo-Hsing Cheng;Yu-Lung Lo;Shu-Yu Jiang; 羅有龍
國立高雄師範大學 2004-08 A CMOS VCO for 1V, 1GHz PLL Applications Kuo-Hsing Cheng;Ching-Wen Lai;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2004-08 A Phase-Locked Pulse Width Control Loop with Programmable Duty Cycle Kuo-Hsing Cheng;Chia-Wei Su;Cheng-Lung Wu;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2004-08 A 2.2 GHz Programmable DLL-Based Frequency Multiplier for SOC Applications Kuo-Hsing Cheng;Shu-Ming Chang;Yu-Lung Lo;Shu-Yu Jiang; 羅有龍
國立高雄師範大學 2004-08 A Fast-Lock Mixed-Mode Delay-Locked Loop with Wide-Range Operation and Multiphase Outputs Kuo-Hsing Cheng;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2004-05 A Fast-lock DLL with Power-on Reset Circuit Kuo-Hsing Cheng;Yu-Lung Lo; 羅有龍
朝陽科技大學 2003-09 音樂資料庫之多特徵數值索引 羅有隆;陳秀娟; Yu-Lung Lo;Shiou-Jiuan Chen
朝陽科技大學 2003-09 音樂資料庫之多特徵數值索引 羅有隆;陳秀娟; Yu-Lung Lo;Shiou-Jiuan Chen
國立高雄師範大學 2003-06 A Mixed-Mode Delay-Locked Loop for Wide-Range Operation and Multiphase Clock Generation Kuo-Hsing Cheng;Yu-Lung Lo;Wen-Fang Yu;Shu-Yin Hung; 羅有龍
國立高雄師範大學 2002-07 A Novel Power-On Reset Circuit Without Capacitor Kuo-Hsing Cheng;Yu-Lung Lo;Wei-Bin Yang; 羅有龍
朝陽科技大學 2002-06 利用數值索引做?音樂資料庫擷取之研究 羅有隆;陳秀娟; Yu-Lung Lo;Shiou-Jiuan Chen
朝陽科技大學 2002-06 利用數值索引做?音樂資料庫擷取之研究 羅有隆;陳秀娟; Yu-Lung Lo;Shiou-Jiuan Chen

Showing items 41-64 of 64  (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page