English  |  正體中文  |  简体中文  |  总笔数 :2823024  
造访人次 :  30210491    在线人数 :  847
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至:
或输入年份:
从最近的开始 由旧到新排序

显示项目 1979311-1979320 / 2310313 (共231032页)
<< < 197927 197928 197929 197930 197931 197932 197933 197934 197935 197936 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2018-09-10T07:43:09Z A 200-pJ/b MUX-based RF Transmitter for Implantable Multi-Channel Neural Recording Y.-H. Liu;C.-L. Li;T.-H. Lin; Y.-H. Liu; C.-L. Li; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T07:43:09Z Wireless Integrated Network Sensors (WINS) TSUNG-HSIEN LIN; G. Asada; I. Bhatti; T.-H. Lin; S. Natkunanthanan; F. Newberg; R. Rofougaran; A. Sipos; S. Valoff; G. J. Pottie; W. J. Kaiser
臺大學術典藏 2018-09-10T07:43:09Z A Low-Power VLSI Neural Processor Design for Image Data Compression in a SOI CMOS Technology W. Fang; E. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T07:43:10Z A Super-Regenerative ASK Receiver with Delta-Sigma Pulse-width Digitizer and SAR-based Fast Frequency Calibration for MICS Applications Y.-H. Liu;H.-H. Liu;T.-H. Lin; Y.-H. Liu; H.-H. Liu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T07:43:10Z A 5GHz Phase-Locked Loop Using Dynamic Phase-Error Compensation Technique for Fast Settling in 0.18-μm CMOS W.-H. Chiu;Y.-H. Huang;T.-H. Lin; W.-H. Chiu; Y.-H. Huang; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T07:43:10Z A Time-Domain-Based Self-Calibrated Analog-to-Digital Converter With A Linear Voltage-to-Delay Circuit in 0.18-μm CMOS C.-H. Yang;W.-H. Chiu;T.-H. Lin; C.-H. Yang; W.-H. Chiu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T07:43:10Z A charge pump current missmatch calibration technique for ΔΣ fractional-N PLLs in 0.18-μm CMOS W.-H. Chiu;T.-S. Chang;T.-H. Lin; W.-H. Chiu; T.-S. Chang; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T07:43:10Z Delta sigma modulator and method for compensating delta sigma modulators for loop delay Chan-Hsiang Weng;Tsung-Hsien Lin; Chan-Hsiang Weng; Tsung-Hsien Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T07:43:10Z Scalable Don't Care Based Logic Optimization and Resynthesis Alan Mishchenko;Robert K. Brayton;Jie-Hong R. Jiang;Stephen Jang; Alan Mishchenko; Robert K. Brayton; Jie-Hong R. Jiang; Stephen Jang; JIE-HONG JIANG
臺大學術典藏 2018-09-10T07:43:10Z A 400-MHz/900-MHz/2.4-GHz Multi-band FSK Transmitter in 0.18-μm CMOS K.-C. Liao;P.-S. Huang;W.-H. Chiu;T.-H. Lin; K.-C. Liao; P.-S. Huang; W.-H. Chiu; T.-H. Lin; TSUNG-HSIEN LIN

显示项目 1979311-1979320 / 2310313 (共231032页)
<< < 197927 197928 197929 197930 197931 197932 197933 197934 197935 197936 > >>
每页显示[10|25|50]项目