English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  52869172    在线人数 :  751
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至:
或输入年份:
从最近的开始 由旧到新排序

显示项目 1996426-1996435 / 2348980 (共234898页)
<< < 199638 199639 199640 199641 199642 199643 199644 199645 199646 199647 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2018-09-10T08:18:15Z Formulation of novel lipid-coated magnetic nanoparticles as the probe for in vivo imaging Huang, Huey-Chung; Chang, Po-Yuan; Chang, Karen; Chen, Chao-Yu; Lin, Chung-Wu; Chen, Jyh-Horng; Mou, Chung-Yuan; Chang, Zee-Fen; Chang, Fu-Hsiung; JYH-HORNG CHEN; Chang, Po-Yuan; CHUNG-YUAN MOU; Chang, Zee-Fen
臺大學術典藏 2018-09-10T08:18:15Z A merged CMOS digital near-end crosstalk canceller and analog equalizer for multi-lane serial-link receivers Jian-Hao Lu;Shen-Iuan Liu; Jian-Hao Lu; Shen-Iuan Liu; SHEN-IUAN LIU; Liu, Shen-Iuan
臺大學術典藏 2018-09-10T08:18:16Z A 1.62/2.7-Gb/s adaptive transmitter with two-tap preemphasis using a propagation-time detector Shih-Yuan Kao;Shen-Iuan Liu; Shih-Yuan Kao; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T08:18:16Z A 20Gbps transmitter with adaptive pre-emphasis in 65nm CMOS technology Shih-Yuan Kao;Shen-Iuan Liu; Shih-Yuan Kao; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T08:18:16Z A phase-locked loop with background leakage current compensation Jung-Yu Chang;Shen-Iuan Liu; Jung-Yu Chang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T08:18:16Z A 258.16~259.95 GHz injection-locked frequency divider I-Ting Lee;Chiao-Hsing Wang;Bo-Yu Lin,;Shen-Iuan Liu; I-Ting Lee; Chiao-Hsing Wang; Bo-Yu Lin,; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T08:18:16Z An integrating analog-to-digital data converter with variable resolution I-Hsin Wang;Shen-Iuan Liu; I-Hsin Wang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T08:18:16Z A 1.25GHz fast-locked all-digital phase-locked loop with supply noise suppression Chao-Ching Hung;I-Fong Chen;Shen-Iuan Liu; Chao-Ching Hung; I-Fong Chen; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T08:18:17Z A 35.56GHz all-digital phase-locked loop with high resolution varactors Chao-Ching Hung;Shen-Iuan Liu; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T08:18:17Z A 198.9GHz ~201.0GHz injection-locked frequency divider in 65nm CMOS Bo-Yu Lin;I-Ting Lee;Chiao-Hsing Wang;Shen-Iuan Liu; Bo-Yu Lin; I-Ting Lee; Chiao-Hsing Wang; Shen-Iuan Liu; SHEN-IUAN LIU

显示项目 1996426-1996435 / 2348980 (共234898页)
<< < 199638 199639 199640 199641 199642 199643 199644 199645 199646 199647 > >>
每页显示[10|25|50]项目