English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52787451    ???header.onlineuser??? :  861
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

???jsp.browse.items-by-date.jump???
???jsp.browse.items-by-date.type???
???jsp.browse.items-by-date.recent??? ???jsp.browse.items-by-date.order2???

Showing items 1996676-1996700 of 2348904  (93957 Page(s) Totally)
<< < 79863 79864 79865 79866 79867 79868 79869 79870 79871 79872 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T08:19:06Z A robust ADC code hit counting technique J.-L. Huang;Kuo-Yu Chou;Ming-Huan Lu;Xuan-Lun Huang; J.-L. Huang; Kuo-Yu Chou; Ming-Huan Lu; Xuan-Lun Huang; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T08:19:06Z 3D-PIC: An Error Tolerant 3D CMOS Imager H.-M. Sherman Chang;J.-L. Huang;D.-M. Kwai;K.-T. Tim Cheng;C.-W. Wu; H.-M. Sherman Chang; J.-L. Huang; D.-M. Kwai; K.-T. Tim Cheng; C.-W. Wu; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T08:19:06Z An ADC/DAC Loopback Testing Methodology by DAC Output Offsetting and Scaling Xuan-Lun Huang;Jiun-Lang Huang; Xuan-Lun Huang; Jiun-Lang Huang; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T08:19:07Z An Error Tolerance Scheme for 3D CMOS Imagers H.-M. Sherman Chang;J.-L. Huang;D.-M. Kwai;K.-T. Tim Cheng;C.-W. Wu; H.-M. Sherman Chang; J.-L. Huang; D.-M. Kwai; K.-T. Tim Cheng; C.-W. Wu; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T08:19:07Z A scalable quantitative measure of IR-drop for scan pattern generation M.-F. Wu;K.-H. Tsai;W.-T. Cheng;H.-C. Pan;J.-L. Huang;A. Kifli; M.-F. Wu; K.-H. Tsai; W.-T. Cheng; H.-C. Pan; J.-L. Huang; A. Kifli; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T08:19:07Z Power supply noise reduction in broadcast-based compression environment for at-speed scan testing C.-Y. Liang;M.-F. Wu;J.-L. Huang; C.-Y. Liang; M.-F. Wu; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T08:19:08Z A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL C.-T. Lu;H.-H. Hsieh;L.-H. Lu; C.-T. Lu; H.-H. Hsieh; L.-H. Lu; LIANG-HUNG LU
臺大學術典藏 2018-09-10T08:19:08Z A 0.6-V delta-sigma ADC with 57-dB dynamic range C.-H. Wei;L.-H. Lu; C.-H. Wei; L.-H. Lu; LIANG-HUNG LU
臺大學術典藏 2018-09-10T08:19:08Z A 0.02-mm2 9-bit 50-MS/s Cyclic ADC in a 90-nm Digital CMOS Technology Yen-Chuan Huang;Tai-Cheng Lee; Yen-Chuan Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T08:19:08Z A 320-MHz CMOS Continuous-Time ΔΣ Modulator With 5-MHz Signal Bandwidth and 8.3-bit ENOB K-T Chen;T-C Lee; K-T Chen; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T08:19:09Z Nonlinear R-2R Transistor-Only DAC T-C Lee;C-H Lin; T-C Lee; C-H Lin; TAI-CHENG LEE
臺大學術典藏 2018-09-10T08:19:09Z A 10-bit 100 MS/s 4.5 mW Pipelined ADC with a Time Sharing Techniques Yen-Chuang Huang;Tai-Cheng Lee; Yen-Chuang Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T08:19:09Z An Offset Phase-Locked Loop Spread Spectrum Clock Generator for SATA III C-Y Lin;C-Y Chiang;T-C Lee; C-Y Lin; C-Y Chiang; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T08:19:09Z A 300- to 800-MHz De-Skew Clock Generator for Arbitrary Delay Y-C Hung;K Fong;T-C Lee; Y-C Hung; K Fong; T-C Lee; TAI-CHENG LEE
臺大學術典藏 2018-09-10T08:19:09Z An All‐Digital De‐skew Clock Generator for Arbitrary Wide Range Delay K Fong;Z-Z Chen;T-C Le; K Fong; Z-Z Chen; T-C Le; TAI-CHENG LEE
臺大學術典藏 2018-09-10T08:19:09Z DFT and Minimum Leakage Pattern Generation for Static Power Reduction During Test and Burn-in W.-C. Kao;W.-S. Chuang;H.-T. Lin;J. C.-M. Li;V, Manquinho; W.-C. Kao; W.-S. Chuang; H.-T. Lin; J. C.-M. Li; V, Manquinho; CHIEN-MO LI
臺大學術典藏 2018-09-10T08:19:10Z Row-LFSR-Column (RLC) Test Response Masking Technique WC Wang;JCM Li; WC Wang; JCM Li; CHIEN-MO LI
臺大學術典藏 2018-09-10T08:19:10Z CSER: BISER-based concurrent soft-error resilience Laung-Terng Wang;Touba, N.A.;Zhigang Jiang;Shianling Wu;Jiun-Lang Huang;Li, J.C.-M.; Laung-Terng Wang; Touba, N.A.; Zhigang Jiang; Shianling Wu; Jiun-Lang Huang; Li, J.C.-M.; CHIEN-MO LI; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T08:19:10Z Static timing analysis for flexible TFT circuits Chao-Hsuan Hsu;Liu, C.;En-Hua Ma;Li, J.C.-M.; Chao-Hsuan Hsu; Liu, C.; En-Hua Ma; Li, J.C.-M.; CHIEN-MO LI
臺大學術典藏 2018-09-10T08:19:10Z Method for adjusting clock domain during layout of integrated circuit and associated computer readable medium J. Y. Wen;J. C. M. Li; J. Y. Wen; J. C. M. Li; CHIEN-MO LI
臺大學術典藏 2018-09-10T08:19:11Z A Delta-Sigma Pulse-Width Digitization Technique for Super-Regenerative Receivers Y.-H. Liu;T.-H. Lin; Y.-H. Liu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T08:19:11Z A 1-V Low-Noise Readout Front-End for Biomedical Applications in 0.18-μm CMOS C.-J. Chou;B.-J. Kuo;T.-H. Lin; C.-J. Chou; B.-J. Kuo; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T08:19:11Z A 400-MHz Super-Regenerative Receiver with a Fast Digital Frequency Calibration H.-H. Liu;C.-J. Tung;Y.-H. Liu;T.-H. Lin; H.-H. Liu; C.-J. Tung; Y.-H. Liu; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T08:19:11Z A 5-GHz Relative-Phase Cancellation Fractional-N Phase-Locked Loops in 0.13-μm CMOS W.-H. Chiu;C.-Y. Cheng;T.-H. Lin; W.-H. Chiu; C.-Y. Cheng; T.-H. Lin; TSUNG-HSIEN LIN
臺大學術典藏 2018-09-10T08:19:11Z Dual-mode Continuous-Time Quadrature Bandpass ΔΣ modulator with Pseudo-random Quadrature mismatch shaping algorithm for Low-IF receiver application C.-Y. Ho;Y.-Y. Lin;T.-H. Lin; C.-Y. Ho; Y.-Y. Lin; T.-H. Lin; TSUNG-HSIEN LIN

Showing items 1996676-1996700 of 2348904  (93957 Page(s) Totally)
<< < 79863 79864 79865 79866 79867 79868 79869 79870 79871 79872 > >>
View [10|25|50] records per page