|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"chuang ching te"
Showing items 206-221 of 221 (9 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:21:20Z |
Impacts of Single Trap Induced Random Telegraph Noise on FinFET Devices and SRAM Cell Stability
|
Fan, Ming-Long; Hu, Vita Pi-Ho; Chen, Yin-Nien; Su, Pin; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:21:19Z |
Comprehensive Analysis of UTB GeOI Logic Circuits and 6T SRAM Cells considering Variability and Temperature Sensitivity
|
Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:21:19Z |
A High-Performance Low V(MIN) 55nm 512Kb Disturb-Free 8T SRAM with Adaptive VVSS Control
|
Yang, Hao-I; Yang, Shih-Chi; Hsia, Mao-Chih; Lin, Yung-Wei; Lin, Yi-Wei; Chen, Chien-Hen; Chang, Chi-Shin; Lin, Geng-Cing; Chen, Yin-Nien; Chuang, Ching-Te; Hwang, Wei; Jou, Shyh-Jye; Lien, Nan-Chun; Li, Hung-Yu; Lee, Kuen-Di; Shih, Wei-Chiang; Wu, Ya-Ping; Lee, Wen-Ta; Hsu, Chih-Chiang |
| 國立交通大學 |
2014-12-08T15:20:11Z |
Impacts of NBTI on SRAM Array with Power Gating Structure
|
Yang, Hao-I; Chuang, Ching-Te; Hwang, Wei |
| 國立交通大學 |
2014-12-08T15:19:54Z |
Design and Analysis of Ultra-Thin-Body SOI Based Subthreshold SRAM
|
Hu, Vita Pi-Ho; Wu, Yu-Sheng; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:19:40Z |
Asymmetrical Write-Assist for Single-Ended SRAM Operation
|
Lin, Jihi-Yu; Tu, Ming-Hsien; Tsai, Ming-Chien; Jou, Shyh-Jye; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:12:04Z |
FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI, Surface Orientation and Various Gate Dielectrics
|
Hu, Vita Pi-Ho; Fan, Ming-Long; Hsieh, Chien-Yu; Su, Pin; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:12:03Z |
Comparison of 4T and 6T FinFET SRAM Cells for Subthreshold Operation Considering Variability-A Model-Based Approach
|
Fan, Ming-Long; Wu, Yu-Sheng; Hu, Vita Pi-Ho; Hsieh, Chien-Yu; Su, Pin; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:10:57Z |
Optimal design of triple-gate devices for high-performance and low-power applications
|
Chiang, Meng-Hsueh; Lin, Jeng-Nan; Kim, Keunwoo; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:10:02Z |
Selective Device Structure Scaling and Parasitics Engineering: A Way to Extend the Technology Roadmap
|
Wei, Lan; Deng, Jie; Chang, Li-Wen; Kim, Keunwoo; Chuang, Ching-Te; Wong, H. -S. Philip |
| 國立交通大學 |
2014-12-08T15:09:50Z |
Design of Sub-90 nm Low-Power and Variation Tolerant PD/SOI SRAM Cell Based on Dynamic Stability Metrics
|
Joshi, Rajiv V.; Mukhopadhyay, Saibal; Plass, Donald W.; Chan, Yuen H.; Chuang, Ching-Te; Tan, Yue |
| 國立交通大學 |
2014-12-08T15:09:22Z |
Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability
|
Bansal, Aditya; Rao, Rahul; Kim, Jae-Joon; Zafar, Sufi; Stathis, James H.; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:08:46Z |
Static Noise Margin of Ultrathin-Body SOI Subthreshold SRAM Cells-An Assessment Based on Analytical Solutions of Poisson's Equation
|
Hu, Vita Pi-Ho; Wu, Yu-Sheng; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:08:11Z |
TCAD/Physics-Based Analysis of High-Density Dual-BOX FD/SOI SRAM Cell With Improved Stability
|
Kim, Keunwoo; Kuang, Jente B.; Gebara, Fadi H.; Ngo, Hung C.; Chuang, Ching-Te; Nowka, Kevin J. |
| 國立交通大學 |
2014-12-08T15:06:44Z |
Investigation of Cell Stability and Write Ability of FinFET Subthreshold SRAM Using Analytical SNM Model
|
Fan, Ming-Long; Wu, Yu-Sheng; Hu, Vita Pi-Ho; Su, Pin; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:06:27Z |
Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist
|
Tu, Ming-Hsien; Lin, Jihi-Yu; Tsai, Ming-Chien; Jou, Shyh-Jye; Chuang, Ching-Te |
Showing items 206-221 of 221 (9 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9
View [10|25|50] records per page
|
