English  |  正體中文  |  简体中文  |  2815992  
???header.visitor??? :  27526784    ???header.onlineuser??? :  627
???header.sponsordeclaration???
 		 
???search.scope??? ???search.advance???
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???
???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
Repositories
Author
Title
Date
???ui.leftmenu.statisticschart???
???ui.leftmenu.realtimefacts???
???ui.leftmenu.trend???

???index.news???
2019臺灣學術機構典藏
研討會
機構典藏系統RC7版本已
發佈

???ui.leftmenu.copyrighttitle???
???ui.leftmenu.copyrightpublisher???
???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
機構典藏計畫網站
ROAR
OpenDOAR
SHERPA
OAIster
JAIRO
Ira
DSPACE
RWWR
臺大學術典藏NTU Scholars
???tair.name??? >  ???browser.page.title.author???

"heng shou hsu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
元智大學 2011-10 V-Band Flip-Chip Assembled Gain Block Using In0.6Ga0.4As Metamorphic High-Electron-Mobility Transistor Technology Che-Yang Chiang; Heng-Tung Hsu; Chin-Te Wang; Chien-I Kuo; Heng-Shou Hsu; Edward Yi Chang
元智大學 2009-04 SYSTEM LEVEL INTEGRATION OF SIMULATION METHODS FOR HIGH DATA-RATE TRANSMISSION CIRCUIT DESIGN APPLICATIONS 許恒通; Heng-Shou Hsu
元智大學 2007-12 Accurate Performance Evaluation of HEMT Devices for High-Speed Logic Applications through Rigorous Device Modelling Technique 許恒通; Chia-Yuang Chang; Edward Yi Chang; Heng-Shou Hsu
元智大學 2007-12 Evaluation of RF and Logic Performance for 80 nm InAs/InGaAs Composite Channel HEMTs Using Gate Sinking Technology 許恒通; Chien-I Kuo; Chia-Yuan Chang; Edward Yi Chang; Heng-Shou Hsu
元智大學 2007-12 Evaluation of RF and Logic Performance for 80 nm InAs/InGaAs Composite Channel HEMTs Using Gate Sinking Technology 許恒通; Chien-I Kuo; Chia-Yuan Chang; Edward Yi Chang; Heng-Shou Hsu
元智大學 2007-12 Accurate Performance Evaluation of HEMT Devices for High-Speed Logic Applications through Rigorous Device Modelling Technique 許恒通; Chia-Yuang Chang; Edward Yi Chang; Heng-Shou Hsu
元智大學 2007-12 Evaluation of RF and Logic Performance for 80 nm InAs/InGaAs Composite Channel HEMTs Using Gate Sinking Technology 許恒通; Chien-I Kuo; Chia-Yuan Chang; Edward Yi Chang; Heng-Shou Hsu

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page

DSpace Software Copyright © 2002-2004  MIT   &  Hewlett-Packard   /   Enhanced by   NTU Library IR team