|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51415138
Online Users :
760
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"jiang iris hui ru"
Showing items 31-40 of 92 (10 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page
| 國立交通大學 |
2017-04-21T06:50:08Z |
OWARU: Free Space-Aware Timing-Driven Incremental Placement
|
Jung, Jinwook; Nam, Gi-Joon; Reddy, Lakshmi; Jiang, Iris Hui-Ru; Shin, Youngsoo |
| 國立交通大學 |
2017-04-21T06:50:07Z |
Timing ECO Optimization via Bezier Curve Smoothing and Fixability Identification
|
Chang, Hua-Yu; Jiang, Iris Hui-Ru; Chang, Yao-Wen |
| 國立交通大學 |
2017-04-21T06:49:52Z |
Reliability, Adaptability and Flexibility in Timing: Buy a Life Insurance for Your Circuits
|
Schlichtmann, Ulf; Hashimoto, Masanori; Jiang, Iris Hui-Ru; Li, Bing |
| 國立交通大學 |
2017-04-21T06:49:29Z |
Resource-Aware Functional ECO Patch Generation
|
Cheng, An-Che; Jiang, Iris Hui-Ru; Jou, Jing-Yang |
| 國立交通大學 |
2017-04-21T06:49:13Z |
Criticality-Dependency-Aware Timing Characterization and Analysis
|
Yang, Yu-Ming; Tam, King Ho; Jiang, Iris Hui-Ru |
| 國立交通大學 |
2017-04-21T06:48:45Z |
Functional ECO Using Metal-Configurable Gate-Array Spare Cells
|
Chang, Hua-Yu; Jiang, Iris Hui-Ru; Chang, Yao-Wen |
| 國立交通大學 |
2017-04-21T06:48:38Z |
Analog Placement and Global Routing Considering Wiring Symmetry
|
Yang, Yu-Ming; Jiang, Iris Hui-Ru |
| 國立交通大學 |
2016-03-29T00:01:06Z |
新興電子設計自動化之應用：一個智慧型配電網路最佳化平台
|
江蕙如; Jiang Iris Hui-Ru |
| 國立交通大學 |
2016-03-28T08:17:51Z |
新興電子設計自動化之應用：一個智慧型配電網路最佳化平台
|
江蕙如; Jiang Iris Hui-Ru |
| 國立交通大學 |
2016-03-28T00:05:45Z |
GasStation: Power and Area Efficient Buffering for Multiple Power Domain Design
|
Lu, Chien-Pang; Jiang, Iris Hui-Ru; Hsu, Chin-Hsiung |
Showing items 31-40 of 92 (10 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page
|
