|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51382909
Online Users :
720
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"jiang iris hui ru"
Showing items 91-92 of 92 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
| 臺大學術典藏 |
2004 |
Simultaneous Floorplan and Buffer-Block Optimization
|
Jiang, Iris Hui-Ru; Chang, Yao-Wen; Jou, Jing-Yang; Chao, Kai-Yuan; Jiang, Iris Hui-Ru; Chang, Yao-Wen; Jou, Jing-Yang; Chao, Kai-Yuan |
| 國立臺灣大學 |
2000 |
Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing
|
Jiang, Iris Hui-Ru; Chang, Yao-Wen; Jou, Jing-Yang |
Showing items 91-92 of 92 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
|
