|
"jou jing yang"的相关文件
显示项目 96-105 / 110 (共11页)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
每页显示[10|25|50]项目
| 國立交通大學 |
2014-12-08T15:11:01Z |
Verification of pin-accurate port connections
|
Lee, Geeng-Wei; Huang, Juinn-Dar; Wang, Chun-Yao; Jou, Jing-Yang |
| 國立交通大學 |
2014-12-08T15:10:04Z |
Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging
|
Jiang, Tai-Ying; Liu, Chien-Nan Jimmy; Jou, Jing-Yang |
| 國立交通大學 |
2014-12-08T15:08:23Z |
A precise bandwidth control arbitration algorithm for hard real-time SoC buses
|
Lin, Bu-Ching; Lee, Geeng-Wei; Huang, Juinn-Dar; Jou, Jing-Yang |
| 國立交通大學 |
2014-12-08T15:08:09Z |
Performance-Constrained Voltage Assignment in Multiple Supply Voltage SoC Floorplanning
|
Wu, Meng-Chen; Lu, Ming-Ching; Chen, Hung-Ming; Jou, Jing-Yang |
| 國立交通大學 |
2014-12-08T15:04:49Z |
A code generation algorithm of crosstalk-avoidance code with memory for low-power on-chip bus
|
Cheng, Kuang-Chin; Jou, Jing-Yang |
| 國立臺灣大學 |
2006-10 |
RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction
|
Tu, Shang-Wei; Chang, Yao-Wen; Jou, Jing-Yang |
| 臺大學術典藏 |
2006-10 |
RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction
|
Tu, Shang-Wei; Chang, Yao-Wen; Jou, Jing-Yang; Tu, Shang-Wei; Chang, Yao-Wen; Jou, Jing-Yang |
| 國立臺灣大學 |
2006 |
Reliable crosstalk-driven interconnect optimization
|
Jiang, Iris Hui-Ru; Pan, Song-Ra; Chang, Yao-Wen; Jou, Jing-Yang |
| 國立臺灣大學 |
2004 |
Simultaneous Floorplan and Buffer-Block Optimization
|
Jiang, Iris Hui-Ru; Chang, Yao-Wen; Jou, Jing-Yang; Chao, Kai-Yuan |
| 臺大學術典藏 |
2004 |
Simultaneous Floorplan and Buffer-Block Optimization
|
Jiang, Iris Hui-Ru; Chang, Yao-Wen; Jou, Jing-Yang; Chao, Kai-Yuan; Jiang, Iris Hui-Ru; Chang, Yao-Wen; Jou, Jing-Yang; Chao, Kai-Yuan |
显示项目 96-105 / 110 (共11页)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
每页显示[10|25|50]项目
|
