|
|
???tair.name??? >
???browser.page.title.author???
|
"jou yn"???jsp.browse.items-by-author.description???
Showing items 1-2 of 2 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:48:52Z |
A physical model for the correlation between holding voltage and holding current in epitaxial CMOS latch-up
|
Chen, MJ; Lee, HS; Chen, JH; Hou, CS; Lin, CS; Jou, YN |
| 國立交通大學 |
2014-12-08T15:02:35Z |
Back-gate forward bias method for low-voltage CMOS digital circuits
|
Chen, MJ; Ho, JS; Huang, TH; Yang, CH; Jou, YN; Wu, T |
Showing items 1-2 of 2 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
