臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :2852366
	Visitors : 44970304 Online Users : 1968 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"jri lee"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 31-48 of 48 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	2018-09-10T07:09:37Z	mm-Wave Silicon Technology: 60GHz and Beyond (Chapter 5: Voltage-Controlled Oscillators and Frequency Dividers)	Jri Lee; Jri Lee; JRI LEE
臺大學術典藏	2018-09-10T07:09:37Z	Efficient frequency conversion apparatus for use with nultimode solid-state lasers	rew Kung; Jri Lee; JRI LEE
臺大學術典藏	2018-09-10T07:09:37Z	Efficient frequency conversion apparatus for use with nultimode solid-state lasers	rew Kung; Jri Lee; JRI LEE
臺大學術典藏	2018-09-10T06:37:57Z	A 75GHz PLL in 90nmCMOS	Jri Lee; JRI LEE
臺大學術典藏	2018-09-10T06:37:57Z	A 75GHz PLL in 90nmCMOS	Jri Lee; JRI LEE
臺大學術典藏	2018-09-10T06:37:57Z	A 20Gb/s broadband transmitter with auto-configuration technique	Jri Lee; Huaide Wang; JRI LEE
臺大學術典藏	2018-09-10T06:37:57Z	A 20Gb/s broadband transmitter with auto-configuration technique	Jri Lee; Huaide Wang; JRI LEE
臺大學術典藏	2018-09-10T06:37:57Z	High-speed clock and data recovery circuit	Jri Lee; Behzad Razavi; JRI LEE
臺大學術典藏	2018-09-10T06:37:57Z	High-speed clock and data recovery circuit	Jri Lee; Behzad Razavi; JRI LEE
臺大學術典藏	2018-09-10T06:03:22Z	A 20-Gb/s Adaptive Equalizer in 0.13 μm CMOS Technology	Jri Lee; JRI LEE
臺大學術典藏	2018-09-10T06:03:22Z	A 20-Gb/s Adaptive Equalizer in 0.13 μm CMOS Technology	Jri Lee; JRI LEE
臺大學術典藏	2018-09-10T06:03:21Z	High-Speed Circuit Designs for Transmitters in Broadband Data Links	Jri Lee; JRI LEE
臺大學術典藏	2018-09-10T06:03:21Z	High-Speed Circuit Designs for Transmitters in Broadband Data Links	Jri Lee; JRI LEE
臺大學術典藏	2018-09-10T05:29:28Z	Design and Analysis of a 20-GHz Clock Multiplication Unit in 0.18-μm CMOS Technology	Jri Lee; Shanghann Wu; JRI LEE
臺大學術典藏	2018-09-10T05:29:28Z	Design and Analysis of a 20-GHz Clock Multiplication Unit in 0.18-μm CMOS Technology	Jri Lee; Shanghann Wu; JRI LEE
臺大學術典藏	2018-09-10T04:36:05Z	Modeling of Jitter in Bang-Bang Clock and Data Recovery Circuits	Jri Lee; Ken Kundert; Behzad Razavi; JRI LEE
臺大學術典藏	2018-09-10T04:36:05Z	Modeling of Jitter in Bang-Bang Clock and Data Recovery Circuits	Jri Lee; Ken Kundert; Behzad Razavi; JRI LEE
臺大學術典藏	2010	A Fully-Integrated 77-GHz FMCW Radar Transceiver in 65-nm CMOS Technology	Lee, Jri;Li, Yi-An;Hung, Meng-Hsiung;Huang, Shih-Jou; Lee, Jri; Li, Yi-An; Hung, Meng-Hsiung; Huang, Shih-Jou; JRI LEE

Showing items 31-48 of 48 (1 Page(s) Totally)
1
View [10|25|50] records per page