English  |  正體中文  |  简体中文  |  2823515  
???header.visitor??? :  30402517    ???header.onlineuser??? :  1084
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"lo kai yu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-3 of 3  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2019-04-03T06:40:10Z A Varactor-Based All-Digital Multi-Phase PLL with Random-Sampling Spur Suppression Techniques Chang, Chia-Wen; Lo, Kai-Yu; Ibrahim, Hossameldin A.; Su, Ming-Chiuan; Chu, Yuan-Hua; Jou, Shyh-Jye
國立交通大學 2014-12-12T02:37:58Z 一個3GHz具隨機取樣突波抑制技術之全數位式鎖相迴路 羅凱俞; Lo, Kai-Yu; 周世傑; Jou, Shyh-Jye
國立交通大學 2014-12-08T15:33:44Z A Low-Power Level-Converting Double-Edge-Triggered Flip-Flop Design Wang, Li-Rong; Lo, Kai-Yu; Jou, Shyh-Jye

Showing items 1-3 of 3  (1 Page(s) Totally)
1 
View [10|25|50] records per page