|
English
|
正體中文
|
简体中文
|
2819016
|
|
???header.visitor??? :
28407421
???header.onlineuser??? :
461
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"lu liang ying"???jsp.browse.items-by-author.description???
Showing items 1-10 of 10 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立成功大學 |
2022-06-21 |
使用結構方程分析台灣特殊需求兒童主要照顧者的健康決定因子
|
陸靚瀅; Lu, Liang-Ying |
| 國立成功大學 |
2018-12 |
Temperature Gradient Exploration Method for Determining the Appropriate Number of Cells in Mesh-Based Thermal Analysis
|
邱瀝毅; CHIOU, LIH-YIH;Lu, Liang-Ying |
| 國立成功大學 |
2018-10 |
Methodology for developing virtual platforms from power-aware to power- and thermal-aware at electronic system level
|
邱瀝毅; CHIOU, LIH-YIH;Lu, Liang-Ying;Hsieh, Tsung-Yu;Weng, Pei-En |
| 國立成功大學 |
2017-08 |
Temperature gradient-aware thermal simulator for three-dimensional integrated circuits
|
邱瀝毅; CHIOU, LIH-YIH;Lu, Liang-Ying |
| 國立成功大學 |
2016-01-08 |
Thermal simulation device and method for integrated circuits
|
Chiou, Lih-Yih;Lu, Liang-Ying |
| 國立彰化師範大學 |
2010-08 |
Peak Current Reduction Using an MTCMOS Technique
|
Lu, Liang-Ying; Wu, Tsung-Yi; Chiou, Lih-Yih; Shi, Jing-Wen |
| 國立成功大學 |
2009-04 |
Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
|
Wu, Tsung-Yi; Lu, Liang-Ying |
| 國立彰化師範大學 |
2009 |
Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
|
Wu, Tsung-Yi ; Lu, Liang-Ying |
| 國立彰化師範大學 |
2008-12 |
Low-Leakage and Low-Power Implementation of High-Speed 65nm Logic Gates
|
Wu, Tsung-Yi; Lu, Liang-Ying; Liang, Cheng-Hsun |
| 國立彰化師範大學 |
2008-03 |
IR Drop Reduction Via a Flip-Flop Resynthesis Technique
|
Wu, Jiun-Kuan; Wu, Tsung-Yi; Lu, Liang-Ying; Chen, Kuang-Yao |
Showing items 1-10 of 10 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
