|
English
|
正體中文
|
简体中文
|
2816861
|
|
???header.visitor??? :
27615534
???header.onlineuser??? :
525
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"luo cheng wei"???jsp.browse.items-by-author.description???
Showing items 1-3 of 3 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立交通大學 |
2014-12-12T01:37:06Z |
多晶矽奈米線結合內嵌式奈米矽晶體之SONOS記憶體元件之研究
|
羅正瑋; Luo, Cheng-Wei; 林鴻志; 黃調元; Lin, Horng-Chih; Huang, Tiao-Yuan |
| 國立交通大學 |
2014-12-08T15:30:52Z |
Impacts of Nanocrystal Location on the Operation of Trap-Layer-Engineered Poly-Si Nanowired Gate-All-Around SONOS Memory Devices
|
Luo, Cheng-Wei; Lin, Horng-Chih; Lee, Ko-Hui; Chen, Wei-Chen; Hsu, Hsing-Hui; Huang, Tiao-Yuan |
| 國立交通大學 |
2014-12-08T15:12:04Z |
Impacts of Multiple-Gated Configuration on the Characteristics of Poly-Si Nanowire SONOS Devices
|
Hsu, Hsing-Hui; Lin, Horng-Chih; Luo, Cheng-Wei; Su, Chun-Jung; Huang, Tiao-Yuan |
Showing items 1-3 of 3 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
