English  |  正體中文  |  简体中文  |  2818744  
???header.visitor??? :  28297541    ???header.onlineuser??? :  467
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"m c shiau"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-10 of 10  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
修平科技大學 2004-03 BJT peak voltage detector M. C. Shiau
修平科技大學 2003-12 Peak voltage detector with leakage current compensation M. C. Shiau
修平科技大學 2000-03 Design of the sense amplifier circuit for Read Only Memory M. C. Shiau
修平科技大學 1999-08 A low noise design for output buffer circuit M. C. Shiau
修平科技大學 1999-03 The signal delay in interconnection lines considering the effects of small-geometry CMOS inverters M. C. Shiau;C. Y. Wu
修平科技大學 1999-02 Design of the novel input buffer circuits M. C. Shiau
修平科技大學 1999-02 Design of the Novel Input Buffer Circuits H. Z. Chen;M. C. Shiau
修平科技大學 1993-12 Power dissipation models and performance improvement techniques for CMOS inverters with RC line and tree interconnections M. C. Shiau;H. C. Tang
修平科技大學 1990-10 Delay models and speed improvement techniques for RC tree interconnections among small-geometry CMOS inverters C. Y. Wu;M. C. Shiau
修平科技大學 1990-09 General and efficient timing models for CMOS AND-OR-INVERTER and OR-AND-INVERTER gates C. Y. Wu;M. C. Shiau

Showing items 1-10 of 10  (1 Page(s) Totally)
1 
View [10|25|50] records per page