臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :2851814
	Visitors : 44835618 Online Users : 3104 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"ming dou ker"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 51-60 of 78 (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
義守大學	2010-08	Design and Implementation of Readout Circuit on Glass Substrate for Touch Panel Applications	Tzu-Ming Wang;Ming-Dou Ker
義守大學	2010-07	High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process	Ming-Dou Ker;Chun-Yu Lin
義守大學	2010-06	Investigation on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13-mu m CMOS technology	Shih-Hung Chen;Ming-Dou Ker
義守大學	2010-06	Design of differential low-noise amplifier with cross-coupled-SCR ESD protection scheme	Chun-Yu Lin;Ming-Dou Ker;Yuan-Wen Hsiao
義守大學	2010-06	Optimization on Layout Style of ESD Protection Diode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits	Chih-Ting Yeh;Ming-Dou Ker;Yung-Chih Liang
義守大學	2010-06	Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Consideration of Gate Leakage Current in 65-nm CMOS Technology	Chang-Tzu Wang;Ming-Dou Ker
義守大學	2010-05	Circuit and Layout Co-Design for ESD Protection in Bipolar-CMOS-DMOS (BCD) High-Voltage Process	Wen-Yi Chen;Ming-Dou Ker
義守大學	2010-02	New Layout Arrangement to Improve ESD Robustness of Large-Array High-Voltage nLDMOS	Wen-Yi Chen;Ming-Dou Ker
義守大學	2010-01	Design of 2xVDD-tolerant mixed-voltage I/O buffer against gate-oxide reliability and hot-carrier degradation	Hui-Wen Tsai;Ming-Dou Ker
義守大學	2009-09	New layout scheme to improve ESD robustness of I/O buffers in fully-silicided CMOS process	Ming-Dou Ker ; Wen-Yi Chen ; Wuu-Trong Shieh ; I-Ju Wei

Showing items 51-60 of 78 (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page