English  |  正體中文  |  简体中文  |  2814936  
???header.visitor??? :  27325598    ???header.onlineuser??? :  731
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"ruth davis"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
亞洲大學 1995-02 On the Construction of a Prolog-Based Verifier for Systolic Designs Timothy K. Shih; Nam Ling; Ruth Davis; Fuyau Lin
亞洲大學 1992 Program Generation and Controls in a Specification Processing Environment, Timothy K. Shih;Ruth Davis
亞洲大學 1992 A Specification Processing Environment for Making Well Engineered Logic Programs Timothy K. Shih; Ruth Davis; Rob Langsner
亞洲大學 1992 Intelligence Backtracking and Controls Based on a Deduction Status Representation in Logic Programming Timothy K. Shih;Ruth Davis
亞洲大學 1992 Using Prolog as a Tool for Systolic Array Designs Fuyau Lin; Timothy K. Shih; Nam Lin; Ruth Davis
亞洲大學 1992 An Automatic Design Specification and Verification Tool for Systolic Architecture Timothy K. Shih; Nam Ling; Ruth Davis; Fuyau Lin
亞洲大學 1991 Automatic Formal Verification of Systolic Array Designs Nam Ling; Fuyau Lin; Timothy K. Shih;Ruth Davis

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page