|
English
|
正體中文
|
简体中文
|
總筆數 :2823684
|
|
造訪人次 :
30446372
線上人數 :
1018
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"shiu rm"的相關文件
顯示項目 1-8 / 8 (共1頁)
1
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:46:15Z |
Instruction cache prefetching directed by branch prediction
|
Chiu, JC; Shiu, RM; Chi, SA; Chung, CP |
| 國立交通大學 |
2014-12-08T15:45:37Z |
Decoding of CISC instructions in superscalar processors with high issue rate
|
Shiu, RM; Chiu, JC; Cheng, SK; Shann, JJJ |
| 國立交通大學 |
2014-12-08T15:45:16Z |
Applying stack simulation for branch target buffers
|
Shiu, RM; Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:43:30Z |
Aggressive scheduling for memory accesses of CISC superscalar microprocessors
|
Shiu, RM; Hwang, HY; Shann, JJJ |
| 國立交通大學 |
2014-12-08T15:27:37Z |
Register renaming for x86 superscalar design
|
Liu, CC; Shiu, RM; Chung, CP |
| 國立交通大學 |
2014-12-08T15:27:30Z |
Instruction cache prefetching with extended BTB
|
Chi, SA; Shiu, RM; Chiu, JC; Chang, SE; Chung, CP |
| 國立交通大學 |
2014-12-08T15:27:20Z |
Decoding unit with high issue rate for X86 superscalar microprocessors
|
Cheng, SK; Shiu, RM; Shann, JJJ |
| 國立交通大學 |
2014-12-08T15:27:20Z |
An X86 load/store unit with aggressive scheduling of load/store operations
|
Hwang, HY; Shiu, RM; Shann, JJJ |
顯示項目 1-8 / 8 (共1頁)
1
每頁顯示[10|25|50]項目
|
