|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
51040666
線上人數 :
689
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"sung tze yun"的相關文件
顯示項目 46-70 / 195 (共8頁) << < 1 2 3 4 5 6 7 8 > >> 每頁顯示[10|25|50]項目
| 中華大學 |
2010 |
Low-power and high-speed CORDIC-based split-radix FFT processor for OFDM systems
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2010 |
Multiplierless, Reconfigurable Folded Architecture for VLSI Wavelet Filter
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2010 |
Reconfigurable Architecture for VLSI 9/7-5/3 Wavelet Filter
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2010 |
An Efficient VLSI Linear Array for DCT/IDCT Using Subband Decomposition Algorithm
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2010 |
A Novel Linear Array for Discrete Cosine Transform
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2010 |
Reconfigurable Architecture for VLSI 9/7-5/3 Wavelet Filter
|
宋志雲; Sung, Tze-Yun |
| 國立聯合大學 |
2009 |
High-SFDR and multiplierless direct digital frequency synthesizer
|
Sung, Tze-Yun; Hsin, Hsi-Chin; Ko, Lu-Ting |
| 國立聯合大學 |
2009 |
Low-power and high-SFDR direct digital frequency synthesizer based on hybrid CORDIC algorithm
|
Sung, Tze-Yun; Ko, Lyu-Ting; Hsin, Hsi-Chin |
| 國立聯合大學 |
2009 |
Quad-tree based adaptive wavelet packet image coding
|
Sung, Tze-Yun ; Hsin, Hsi-Chin |
| 國立聯合大學 |
2009 |
Reconfigurable VLSI architecture for FFT processor
|
Sung, Tze-Yun; Hsin, Hsi-Chin; Ko, Lu-Ting |
| 國立聯合大學 |
2009 |
Context-based rate distortion estimation and its application to wavelet image coding
|
Hsin, Hsi-Chin ; Sung, Tze-Yun |
| 中華大學 |
2009 |
A Simple Rate Distortion Estimation for Embedded Block Coding
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
Low-Power and High-SFDR Hybrid CORDIC-Based Direct Digital Frequency Synthesizer
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
JPEG2000-Based Image Features with Its Application to Texture Segmentation
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
Low-Power and High-SFDR Direct Digital Frequency Synthesizer Based on Hybrid CORDIC Algorithm
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
Reconfigurable VLSI Architecture for FFT Processor
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
Reconfigurable VLSI Architecture for 9/7-5/3 Discrete Wavelet Transform
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
High-SFDR and Multiplierless Direct Digital Frequency Synthesizer
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
VLSI Reconfigurable Architecture for 9/7-5/3 Lifting-Based Discrete Wavelet Transform
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
Context-Based Rate Distortion Estimation and Its Application to Wavelet Image Coding
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
ㄧ種快速正弦與餘弦函數產生器
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
Quad-Tree Based Adaptive Wavelet Packet Image Coding
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
High-SFDR and Multiplierless Direct Digital Frequency Synthesizer
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2009 |
Reconfigurable VLSI Architecture for FFT Processor
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2008 |
Quad-Tree Based Adaptive Wavelet Packet Transform for Image Coding
|
宋志雲; Sung, Tze-Yun |
顯示項目 46-70 / 195 (共8頁) << < 1 2 3 4 5 6 7 8 > >> 每頁顯示[10|25|50]項目
|