English  |  正體中文  |  简体中文  |  2814002  
???header.visitor??? :  27278312    ???header.onlineuser??? :  1224
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"sy chyuan hwu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-5 of 5  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T07:08:33Z A jitter-tolerance-enhanced CDR using a GDCO-based phase detector Che-Fu Liang;Sy-Chyuan Hwu;Shen-Iuan Liu; Che-Fu Liang; Sy-Chyuan Hwu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:33Z A jitter-tolerance-enhanced CDR using a GDCO-based phase detector Che-Fu Liang;Sy-Chyuan Hwu;Shen-Iuan Liu; Che-Fu Liang; Sy-Chyuan Hwu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T06:35:21Z A jitter-tolerance-enhanced CDR using a GDCO-based phase detector Che-Fu Liang; Sy-Chyuan Hwu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T06:35:18Z A multi-band burst-mode clock and data recovery circuit Che-Fu Liang; Sy-Chyuan Hwu; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T05:27:05Z A 2.5Gbps burst-mode clock and data recovery circuit Che-Fu Liang; Sy-Chyuan Hwu; Shen-Iuan Liu; SHEN-IUAN LIU

Showing items 1-5 of 5  (1 Page(s) Totally)
1 
View [10|25|50] records per page