臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 2818744
	???header.visitor??? : 28300072 ???header.onlineuser??? : 526 ???header.sponsordeclaration???

???search.scope???

???search.advance???

???search.login???

???search.administrator???

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"wang dao ping"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 1-5 of 5 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
國立交通大學	2015-12-04T07:03:10Z	MULTI-PORT SRAM WITH SHARED WRITE BIT-LINE ARCHITECTURE AND SELECTIVE READ PATH FOR LOW POWER OPERATION	HWANG Wei; WANG Dao-Ping
國立交通大學	2014-12-16T06:14:46Z	TEN-TRANSISTOR DUAL-PORT SRAM WITH SHARED BIT-LINE ARCHITECTURE	HWANG Wei; WANG Dao-Ping
國立交通大學	2014-12-16T06:13:47Z	Ten-transistor dual-port SRAM with shared bit-line architecture	Hwang Wei; Wang Dao-Ping
國立交通大學	2014-12-12T02:33:37Z	低功率多埠靜態隨機存取記憶體設計：寫入與讀取改善技術	王道平; Wang, Dao-Ping; 黃威; Hwang, Wei
國立交通大學	2014-12-08T15:35:28Z	Low-Power Multiport SRAM With Cross-Point Write Word-Lines, Shared Write Bit-Lines, and Shared Write Row-Access Transistors	Wang, Dao-Ping; Lin, Hon-Jarn; Chuang, Ching-Te; Hwang, Wei

Showing items 1-5 of 5 (1 Page(s) Totally)
1
View [10|25|50] records per page