English  |  正體中文  |  简体中文  |  Total items :2832440  
Visitors :  33799611    Online Users :  1054
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"yang 楊紹明 shao ming"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 11-19 of 19  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
亞洲大學 2015-03 High Voltage NLDMOS with Multiple-RESURF Structure to Achieve Improved On-resistance Yang)*, 楊紹明(Shao-Ming;EP), Hema EP(Hema;Mrinal), Aryadeep Mri(Aryadeep;Sheu), 許健(Gene;Chen), 陳柏安(PA
亞洲大學 2015-03 A HSPICE Macro Model for the ESD Behavior of Gate Grounded NMOS and Gate coupled NMOS Yang), 楊紹明(Shao-Ming;EP), Hema EP(Hema;Sheu), 許健(Gene;Mrinal), Aryadeep Mri(Aryadeep;Amanullah), Md. Amanulla(Md.;Chen), 陳柏安(PA
亞洲大學 2015-03 A NOVEL HSPICE MACRO MODEL FOR THE ESD BEHAVIOR BEHAVIOR BEHAVIOR BEHAVIOR OF GATE Yang), 楊紹明(Shao-Ming;Chen, P.A;Sheu), 許健(Gene
亞洲大學 2015-03 Reliability Analysis of Amorphous Silicon Thin-Film Transistors during Accelerated ESD 蔡宗叡(TSAI, JUNG-RUEY);Yang), 楊紹明(Shao-Ming;Sheu), 許健(Gene
亞洲大學 2015-03 Negative e-beam resists using for nano-imprint lithography and silicone mold fabrication Anil Kumar, (Anil Kumar, T.V.);Shy, S.L(Shy, S.L);Sheu), 許健(Gene;Yang), 楊紹明(Shao-Ming;Chen, M.C.(Chen, M.C.);Hong, C.S.(Hong, C.S.)
亞洲大學 2015-03 HIGH VOLTAGE VOLTAGE VOLTAGE NLDMOS WITH MULTIPLE-RESURF MULTIPLE-RESURF MULTIPLE-RESURF ULTIPLE-RESURF STRUCTURE STRUCTURE STRUCTURE TRUCTURE TO Yang), 楊紹明(Shao-Ming;hema;aryadeep;Sheu), 許健(Gene
亞洲大學 2015-03 .Negative e-beam resists using for nano-imprint lithography and silicone mold fabricatio Shy, S.L;Sheu), 許健(Gene;Yang), 楊紹明(Shao-Ming;Chen, M.C
亞洲大學 2015 Simulation of P-type Doping Profile Prediction Using.Applied Mechanics and Materials Vivek(Vivek);Antonious(Antonious);Sheu), 許健(Gene;erry(erry);Yang), 楊紹明(Shao-Ming
亞洲大學 2015 Optimization of Holding Voltage for 5V multi-finger NMOS using Voltage stepping simulation ARYADEEP(ARYADEEP);Sheu), 許健(Gene;Yang), 楊紹明(Shao-Ming;AUNNY(AUNNY);王俊博;Amanulla(Amanulla)

Showing items 11-19 of 19  (1 Page(s) Totally)
1 
View [10|25|50] records per page