|
English
|
正體中文
|
简体中文
|
Total items :2832074
|
|
Visitors :
33641754
Online Users :
885
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"yang wei bin"
Showing items 71-79 of 79 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page
| 淡江大學 |
2001-09 |
A difference detector PFD for low jitter PLL
|
鄭國興; Cheng, Kuo-hsing; Yao, Tse-hua; Jiang, Shu-yu; Yang, Wei-bin |
| 淡江大學 |
2001-05-06 |
A low-power high driving ability voltage control oscillator used in PLL
|
鄭國興; Cheng, Kuo-hsing; Yang, Wei-bin; Chung, Chun-fu |
| 淡江大學 |
1999-09-05 |
The suggestion for CFS CMOS buffer
|
Cheng, Kuo-hsing; Yang, Wei-bin |
| 淡江大學 |
1999-08 |
A Low-Power CMOS Output Buffer
|
Cheng, Kuo-Hsing; Yang, Wei-Bin |
| 淡江大學 |
1999-03 |
The charge-transfer feedback-controlled split-path CMOS buffer
|
Cheng, Kuo-hsing; Yang, Wei-bin; Huang, Hong-yi |
| 淡江大學 |
1997-11-29 |
Low-voltage-swing low-power CMOS buffer
|
鄭國興; Cheng, Kuo-hsing; Yang, Wei-bin |
| 淡江大學 |
1997-08-21 |
A 1.2V 32-bit CMOS adder design using convertional 5V CMOS process
|
鄭國興; Cheng, Kuo-hsing; Yang, Wei-bin; Laiw, Yii-yih |
| 淡江大學 |
1997-08 |
The Charge-Transfer Feedback-Controlled Split-Path CMOS Buffer
|
Cheng, Kuo-Hsing; Yang, Wei-Bin; Huang, Hong-Yi |
| 淡江大學 |
1997-08 |
A 1.2V 32-bit CMOS Adder Design Using Conventional 5V CMOS Process
|
Cheng, Kuo-Hsing; Yee, Liow Yu; Liaw, Yii-Yih; Yang, Wei-Bin |
Showing items 71-79 of 79 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page
|
