English  |  正體中文  |  简体中文  |  总笔数 :2823515  
造访人次 :  30376067    在线人数 :  1204
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 456156-456180 / 2310144 (共92406页)
<< < 18242 18243 18244 18245 18246 18247 18248 18249 18250 18251 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2018 Hardware-accelerated cache simulation for multicore by FPGA. SHIH-HAO HUNG; Lee, Chen-Pang; Liu, Cheng-Yueh; Yeh, Chih Wei; Ho, Yi-Mo; Hung, Shih-Hao
朝陽科技大學 2019-08-23 Hardware-accelerated, Short-term Processing Voice and Nonvoice Sound Recognitions for Electric Equipment Control Tsai, Wen-Chung; Shih, You-Jyun; Huang, Nien-Ting
臺大學術典藏 2020-12-16T03:02:45Z Hardware-Assisted MMU Redirection for In-Guest Monitoring and API Profiling Hsiao, S.-W.;Sun, Y.S.;Chen, M.C.; Hsiao, S.-W.; Sun, Y.S.; Chen, M.C.; YEALI SUN
國立交通大學 2014-12-08T15:23:22Z Hardware-assisted Syntax Decoding Model for Software AVC/H.264 Decoders Wu, Ming-Ju; Chen, Yi-Tseng; Tsai, Chun-Jen
國立交通大學 2019-04-02T06:00:27Z Hardware-Based Courseware for Teaching the Theory of Transmission Lines Tsai, Zuo-Min; Wang, Yu-Syuan
國立成功大學 2023-09 Hardware-efficient algorithm and architecture design with memory and complexity reduction for semi-global matching Chang;Cheng-Tsung;Chen;Pin-Wei;Chin;Wen-Long;Chou;Shih-Hsiang;Yang;Yu-Hua
國立臺灣大學 2003 Hardware-Efficient Architecture Design for Zerotree Coding in MPEG-4 Still Texture Coder Lian, Chung-Jr; Yang, Zhong-Lan; Chang, Hao-Chieh; Chen, Liang-Gee
臺大學術典藏 2018-09-10T04:27:45Z Hardware-efficient architecture design for zerotree coding in MPEG-4 still texture coder Lian, C.-J.; Yang, Z.-L.; Chang, H.-C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T03:43:43Z Hardware-efficient architecture design of tree-depth scanning and multiple quantization scheme for MPEG-4 still texture coding Chang, Hao-Chieh; Yang, Zhong-Lan; Lian, Chung-Jr; Chen, Liang-Gee; LIANG-GEE CHEN
國立臺灣大學 2001-05 Hardware-efficient architecture design of tree-depth scanning and multiple quantization scheme for MPEG-4 still texture coding Chang, Hao-Chieh; Yang, Zhong-Lan; Lian, Chung-Jr; Chen, Liang-Gee
臺大學術典藏 2005-06 Hardware-efficient architecture design of wavelet-based adaptive visible watermarking Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai; Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai
國立臺灣大學 2005-06 Hardware-efficient architecture design of wavelet-based adaptive visible watermarking Fan, Yu-Cheng; Van, Lan-Da; Huang, Chun-Ming; Tsao, Hen-Wai
臺大學術典藏 2018-09-10T07:26:41Z Hardware-efficient belief propagation Liang, C.-K.;Cheng, C.-C.;Lai, Y.-C.;Chen, L.-G.;Chen, H.H.; Liang, C.-K.; Cheng, C.-C.; Lai, Y.-C.; Chen, L.-G.; Chen, H.H.; LIANG-GEE CHEN; HOMER H. CHEN
臺大學術典藏 2018-09-10T08:34:18Z Hardware-efficient belief propagation HOMER H. CHEN; LIANG-GEE CHEN; Chen, H.H.; Chen, L.-G.; Liang, C.-K.;Cheng, C.-C.;Lai, Y.-C.;Chen, L.-G.;Chen, H.H.; Liang, C.-K.; Cheng, C.-C.; Lai, Y.-C.
國立交通大學 2014-12-08T15:44:50Z Hardware-efficient DFT designs with cyclic convolution and subexpression sharing Chang, TS; Guo, JI; Jen, CW
國立交通大學 2014-12-08T15:30:54Z Hardware-Efficient EVD Processor Architecture in FastICA for Epileptic Seizure Detection Shih, Yi-Hsin; Chen, Tsan-Jieh; Yang, Chia-Hsiang; Chiueh, Herming
臺大學術典藏 2018-09-10T09:22:19Z Hardware-efficient EVD processor architecture in FastICA for epileptic seizure detection Shih, Y.-H.; Chen, T.-J.; Yang, C.-H.; Chiueh, H.; CHIA-HSIANG YANG
國立成功大學 2012-05 Hardware-Efficient Filterbank Design for Fast Recursive MDST and IMDST Algorithms Lai, Shin-Chi; Yeh, Yi-Ping; Lei, heau-Fang
國立交通大學 2014-12-08T15:46:06Z Hardware-efficient implementations for discrete function transforms using LUT-based FPGAs Chang, TS; Jen, CW
國立交通大學 2014-12-08T15:43:18Z Hardware-efficient pipelined programmable FIR filter design Chang, TS; Jen, CW
臺大學術典藏 2018-09-10T09:22:24Z Hardware-efficient true motion estimator based on Markov Random Field motion vector correction Chen, F.-C.; Huang, Y.-L.; Chien, S.-Y.; SHAO-YI CHIEN
臺大學術典藏 2020-06-16T06:38:10Z Hardware-Efficient Two-Stage Saliency Detection Wu, S.-Y.;Lin, Y.-S.;Tu, W.-C.;Chien, S.-Y.; Wu, S.-Y.; Lin, Y.-S.; Tu, W.-C.; Chien, S.-Y.; SHAO-YI CHIEN
國立臺灣大學 2008 Hardware-Enhanced Association Rule Mining with Hashing and Pipeling Wen, I.-S.; Huang, J.-W.; Chen, M.-S.
臺大學術典藏 2018-09-10T07:02:38Z Hardware-enhanced association rule mining with hashing and pipelining Wen, Y.-H.; Huang, J.-W.; Chen, M.-S.; MING-SYAN CHEN
大葉大學 2008 Hardware-in-the-Loop Experiments of Vehicle Stability Control for a Brake-by-Wire System Chen, Chih-Keng;Dao, Trung-Kien

显示项目 456156-456180 / 2310144 (共92406页)
<< < 18242 18243 18244 18245 18246 18247 18248 18249 18250 18251 > >>
每页显示[10|25|50]项目