English  |  正體中文  |  简体中文  |  Total items :2809385  
Visitors :  26971531    Online Users :  448
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

Jump to: [ Chinese Items ] [ 0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
or enter the first few letters:   

Showing items 90651-90675 of 2303271  (92131 Page(s) Totally)
<< < 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2004-09 A 100 MHz timing generator for impulse radio applications Wu, Chun-Pang; Tsao, Hen-Wai; Wu, Chun-Pang; Tsao, Hen-Wai
國立成功大學 2012-06 A 100 W 5.1-Channel Digital Class-D Audio Amplifier With Single-Chip Design Liu, Jia-Ming; Chien, Shih-Hsiung; Kuo, Tai-Haur
臺大學術典藏 2005-12 A 100-120 GHz quadruple-LO pumped harmonic diode mixer using standard GaAs based 0.15-/spl mu/m PHEMT process Lei, Ming-Fong; Wang, Huei; Lei, Ming-Fong; Wang, Huei
國立臺灣大學 2005-12 A 100-120 GHz quadruple-LO pumped harmonic diode mixer using standard GaAs based 0.15-/spl mu/m PHEMT process Lei, Ming-Fong; Wang, Huei
臺大學術典藏 1999-06 A 100-kbps power-line modem for household applications Chen, Yi-Fu; Chiueh, Tzi-Dar; Chen, Yi-Fu; Chiueh, Tzi-Dar
國立臺灣大學 1999-06 A 100-kbps power-line modem for household applications Chen, Yi-Fu; Chiueh, Tzi-Dar
國立成功大學 2019 A 100-pA Adaptive-FOCV MPPT Circuit with >99.6% Tracking Efficiency for Indoor Light Energy Harvesting Huang, P.-C.;Kuo, T.-H.
臺大學術典藏 2021-03-12T08:41:01Z A 100GHz phase-locked loop in 0.13μm SiGe BiCMOS process JUN-CHAU CHIEN; 簡俊超; JUN-CHAU CHIEN
臺大學術典藏 2004 A 100MHz timing generator for impulse radio applications Wu, C.-P.; Tsao, H.-W.; HEN-WAI TSAO
國立高雄師範大學 2006-05 A 100MHz-1GHz Adaptive Bandwidth Phase-Locked Loop in 90nm Process Kuo-Hsing Cheng;Kai-Fei Chang;Yu-Lung Lo;Ching-Wen Lai;Yuh-Kuang Tseng; 羅有龍
國立交通大學 2019-05-02T00:26:47Z A 100W and 91% GaN-Based Class-E Wireless-Power-Transfer Transmitter with Differential-Impedance-Matching Control for Charging Multiple Devices Xie, Cheng-Yu; Yang, Shang-Hsien; Lu, Shen-Fu; Lin, Fa-Yi; Lin, Yen-An; Ou-Yang, You-Zheng; Chen, Ke-Horng; Liu, Kuo-Chi; Lin, Yin-Hsi
國立臺灣大學 2009 A 104- to 112.8-GHz CMOS Injection-Locked Frequency Divider Lee, I-Ting; Tsai, Kun-Hung; Liu, Shen-Iuan
臺大學術典藏 2018-09-10T09:24:57Z A 104GHz phase-locked loop using a VCO at second pole frequency Kun-Hung Tsai;Shen-Iuan Liu; Kun-Hung Tsai; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T09:42:59Z A 1062Mpixels/s 8192×4320p High Efficiency Video Coding (H.265) encoder chip Tsai, S.-F.;Li, C.-T.;Chen, H.-H.;Tsung, P.-K.;Chen, K.-Y.;Chen, L.-G.; Tsai, S.-F.; Li, C.-T.; Chen, H.-H.; Tsung, P.-K.; Chen, K.-Y.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2020-06-11T06:20:58Z A 10b 100MS/s 4.5mW pipelined ADC with a time sharing technique Huang, Y.-C.;Lee, T.-C.; Huang, Y.-C.; Lee, T.-C.; TAI-CHENG LEE
國立臺灣科技大學 2018 A 10b 160-MS/s domino-SAR ADC in 90nm CMOS Chung, Y.-H.;Yeh, H.-C.;Chang, Chang C.-W.
臺大學術典藏 2018-09-10T08:14:07Z A 10b 320MS/s self-calibrated pipeline ADC Chen, H.-W.;Shen, W.-T.;Cheng, W.-C.;Chen, H.-S.; Chen, H.-W.; Shen, W.-T.; Cheng, W.-C.; Chen, H.-S.; HSIN-SHU CHEN
國立交通大學 2014-12-08T15:35:18Z A 10Bit, 10MS/s, Low Power Cyclic ADC Chen, Chien-Hung; Chen, Wei-Zen
淡江大學 2005 A 10bits low power digital-to-analog converter 蔡仁杰; Tsai, Jen-chieh
國立交通大學 2019-04-03T06:47:15Z A 10G QoS-enabled optical packet-switching system: Technology and experimentation Lee, Steven S. W.; Yuang, Maria C.; Tien, Po-Lung; Lin, Yu-Min; Shih, Julin; Chen, Jason J.
國立交通大學 2015-07-21T08:31:16Z A 10Gb/s 44.2 dB Adaptive Equalizer with Duobinary Tracking Loop in 0.18 mu m CMOS Chang, Po-Hsuan; Li, An-Siou; Tsai, Chia-Ming
臺大學術典藏 2018-09-10T07:41:57Z A 10Gb/s inductorless CMOS analog equalizer with interleaved active feedback topology Jian-Hao Lu;Ke-Hou Chen;Shen-Iuan Liu; Jian-Hao Lu; Ke-Hou Chen; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:42:01Z A 10Gb/s inductorless quarter-rate clock and data recovery circuit in 0.13um CMOS Hong-Lin Chu, Chang-Lin Hsieh;Shen-Iuan Liu; Hong-Lin Chu, Chang-Lin Hsieh; Shen-Iuan Liu; SHEN-IUAN LIU
國立交通大學 2015-07-21T08:31:06Z A 10Gbps, 1.24pJ/bit, Burst-Mode Clock and Data Recovery with Jitter Suppression Su, Ming-Chiuan; Chen, Wei-Zen; Wu, Pei-Si; Chen, Yu-Hsian; Lee, Chao-Cheng; Jou, Shyh-Jye
臺大學術典藏 2021-03-04T05:57:07Z A 10MHz GaN Based Buck Converter with Dynamic Pull-up Resistor Gate Driver Li, S.T.; Ying Wang, P.; Chen, C.J.; Hsu, C.-C.; CHING-JAN CHEN

Showing items 90651-90675 of 2303271  (92131 Page(s) Totally)
<< < 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 > >>
View [10|25|50] records per page