|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
52713222
Online Users :
548
Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"cho lan chou"
Showing items 1-4 of 4 (1 Page(s) Totally) 1 View [10|25|50] records per page
| 國立臺灣大學 |
2009 |
A 33.6-to-33.8Gb/s burst-mode CDR in 90nm CMOS technology
|
Cho, Lan-Chou; Lee, Chihun; Hung, Chao-Ching; Liu, Shen-Iuan |
| 國立臺灣大學 |
2008-07 |
A 81.5~85.9GHz injection-locked frequency divider in 65nm CMOS
|
Cho, Lan-Chou; Tsai, Kun-Hung; Hung, Chao-Ching; Liu, Shen-Iuan |
| 國立臺灣大學 |
2008 |
A 50.8–53-GHz Clock Generator Using a Harmonic-Locked PD in 0.13-μm CMOS
|
Lee, Chihun; Cho, Lan-Chou; Wu, Jia-Hao; Liu, Shen-Iuan |
| 國立臺灣大學 |
2007 |
A 1.2-V 37–38.5-GHz Eight-Phase Clock Generator in 0.13- μm CMOS Technology
|
Cho, Lan-Chou; Lee, Chihun; Liu, Shen-Iuan |
Showing items 1-4 of 4 (1 Page(s) Totally) 1 View [10|25|50] records per page
|