|
|
???tair.name??? >
???browser.page.title.author???
|
"dung lr"???jsp.browse.items-by-author.description???
Showing items 1-20 of 20 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立交通大學 |
2019-04-02T06:04:41Z |
A maskable memory architecture for rank-order filtering
|
Lin, MC; Dung, LR |
| 國立交通大學 |
2014-12-08T15:43:41Z |
A reconfigurable architecture for DSP system-on-chip
|
Dung, LR; Lee, YL; Wu, CM |
| 國立交通大學 |
2014-12-08T15:43:06Z |
EFBLA: A two-phase matching algorithm for fast motion estimation
|
Cheng, HW; Dung, LR |
| 國立交通大學 |
2014-12-08T15:39:41Z |
A vario-power ME architecture using content-based subsample algorithm
|
Cheng, HW; Dung, LR |
| 國立交通大學 |
2014-12-08T15:39:18Z |
A maskable memory architecture for rank-order filtering
|
Dung, LR; Lin, MC |
| 國立交通大學 |
2014-12-08T15:39:10Z |
EFBLA: a two-phase matching algorithm for fast motion estimation
|
Cheng, HW; Dung, LR |
| 國立交通大學 |
2014-12-08T15:39:09Z |
Resonator-based multi-stage Sigma Delta modulator for wideband applications with improved dynamic range
|
Chang, TH; Dung, LR |
| 國立交通大學 |
2014-12-08T15:37:16Z |
An IP synthesizer for limited-resource DWT processor
|
Dung, LR |
| 國立交通大學 |
2014-12-08T15:37:11Z |
On multiple-voltage high-level synthesis using algorithmic transformations
|
Dung, LR; Yang, HC |
| 國立交通大學 |
2014-12-08T15:35:17Z |
Dynamic range improvement of multistage multibit Sigma Delta modulator for low oversampling ratios
|
Chang, TH; Dung, LR |
| 國立交通大學 |
2014-12-08T15:27:55Z |
ON THE REDUCTION OF REORDER BUFFER SIZE FOR DISCRETE FOURIER TRANSFORM PROCESSOR DESIGN
|
SHEN, WZ; TAO, YH; DUNG, LR |
| 國立交通大學 |
2014-12-08T15:26:30Z |
An automated IP synthesizer for limited-resource DWT processor
|
Wei, TH; Huang, SR; Dung, LR |
| 國立交通大學 |
2014-12-08T15:26:27Z |
VLSI implememtation for MAC-level DWT architecture
|
Huang, SR; Dung, LR |
| 國立交通大學 |
2014-12-08T15:26:16Z |
A novel vario-power architecture of motion estimation using a content-based subsample algorithm
|
Cheng, HW; Dung, LR |
| 國立交通大學 |
2014-12-08T15:26:14Z |
A content-based motion estimation algorithm for power-aware architecture
|
Cheng, HW; Dung, LR; Yen, JH; Wang, JJ |
| 國立交通大學 |
2014-12-08T15:25:38Z |
On improving dynamic range of wideband multistage Sigma Delta modulator using nonlinear oscillation
|
Chang, TH; Dung, LR; Guo, JY |
| 國立交通大學 |
2014-12-08T15:25:24Z |
Modeling and formal verification of dataflow graph in system-level design using Petri net
|
Chiang, TH; Dung, LR; Yaung, MF |
| 國立交通大學 |
2014-12-08T15:25:23Z |
Design of power-aware multiplier with graceful quality-power trade-offs
|
Yen, JH; Dung, LR; Shen, CY |
| 國立交通大學 |
2014-12-08T15:25:23Z |
On reducing leakage quantization noise of multistage Sigma Delta modulator using nonlinear oscillation
|
Chang, TH; Dung, LR; Guo, JY |
| 國立交通大學 |
2014-12-08T15:18:14Z |
A content-based methodology for power-aware motion estimation architecture
|
Cheng, HW; Dung, LR |
Showing items 1-20 of 20 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
