English  |  正體中文  |  简体中文  |  2825920  
???header.visitor??? :  31401349    ???header.onlineuser??? :  1150
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"george changlin guu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-10 of 16  (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page

Institution Date Title Author
元智大學 Nov-15 CMOS low noise amplifier designs for 5.8 GHz dedicated short-range communications applications Chien-Chang Huang; George Changlin Guu
元智大學 Nov-15 CMOS low noise amplifier designs for 5.8 GHz dedicated short-range communications applications Chien-Chang Huang; George Changlin Guu
元智大學 2014-5-1 Design of resistive double-balanced mixer in 0.18 μm CMOS technology with low power bulk-injection technique for 5.8 GHz DSRC applications Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang
元智大學 2013-11-15 Two CMOS 5.8 GHz low noise amplifier designs with and without mutual inductors for dedicated short range communications George Changlin Guu; Chien-Chang Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學 2013-11-15 Two CMOS 5.8 GHz low noise amplifier designs with and without mutual inductors for dedicated short range communications George Changlin Guu; Chien-Chang Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學 2013-11-05 A resistive double-balance mixer using bulk-driven method with low pumping power in 0.18 μm CMOS technology Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang
元智大學 2013-11-05 A resistive double-balance mixer using bulk-driven method with low pumping power in 0.18 μm CMOS technology Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang
元智大學 2013-09-03 An ultra low power bulk-injection double-balanced mixer in 0.18 μm CMOS technology for 5.8 GHz DSRC applications Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學 2013-09-03 A high-efficiency CMOS medium-power amplifier for multi-mode electronic toll collection applications Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang; Chia-Hsiang Lin; Fung-Yi Lo
元智大學 2013-09-03 An ultra low power bulk-injection double-balanced mixer in 0.18 μm CMOS technology for 5.8 GHz DSRC applications Chien-Chang Huang; George Changlin Guu; Chia-Kai Chen; Chih-Wen Huang; Chia-Hsiang Lin; Fung-Yi Lo

Showing items 1-10 of 16  (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page