English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52639474    Online Users :  937
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"kuo po yi"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-41 of 41  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2020-02-01 Effect of Seed Layer on Gate-All-Around Poly-Si Nanowire Negative-Capacitance FETs With MFMIS and MFIS Structures: Planar Capacitors to 3-D FETs Chao, Tien-Sheng; Chen, Hsin-Yu; Huang, Yu-En; Chung, Chun-Chih; Shen, Chiuan-Huei; Kuo, Po-Yi; Lee, Shen-Yang; Chen, Han-Wei
國立交通大學 2020-01-02T00:03:25Z Experimental Demonstration of Performance Enhancement of MFMIS and MFIS for 5-nm x 12.5-nm Poly-Si Nanowire Gate-All-Around Negative Capacitance FETs Featuring Seed-Layer and PMA-Free Process Lee, Shen-Yang; Chen, Han-Wei; Shen, Chiuan-Huei; Kuo, Po-Yi; Chung, Chun-Chih; Huang, Yu-En; Chen, Hsin-Yu; Chao, Tien-Sheng
國立交通大學 2019-12-13T01:12:24Z Experimental Demonstration of Stacked Gate- All-Around Poly-Si Nanowires Negative Capacitance FETs With Internal Gate Featuring Seed Layer and Free of Post-Metal Annealing Process Lee, Shen-Yang; Chen, Han-Wei; Shen, Chiuan-Huei; Kuo, Po-Yi; Chung, Chun-Chih; Huang, Yu-En; Chen, Hsin-Yu; Chao, Tien-Sheng
國立交通大學 2019-08-02T02:18:32Z Two-Dimensional-Like Amorphous Indium Tungsten Oxide Nano-Sheet Junctionless Transistors with Low Operation Voltage Kuo, Po-Yi; Chang, Chien-Min; Liu, I-Han; Liu, Po-Tsun
國立交通大學 2019-06-03T01:09:16Z Low Thermal Budget Amorphous Indium Tungsten Oxide Nano-Sheet Junctionless Transistors with Near Ideal Subthreshold Swing Kuo, Po-Yi; Chang, Chien-Min; Liu, Po-Tsun
國立交通大學 2019-04-02T06:04:16Z Back-Channel Etched Double Layer In-W-O/In-W-Zn-O Thin-Film Transistors Li, Zhen-Hao; Kuo, Po-Yi; Chen, Wen-Tzu; Liu, Po-Tsun
國立交通大學 2019-04-02T06:04:16Z High Performance Amorphous In-W-Zn-O Thin Film Transistor with Ultra-Thin Active Channel for Low Voltage Operation Liu, Po-Tsun; Kuo, Po-Yi; Hsu, Shan-Ming
國立交通大學 2019-04-02T06:00:27Z The influence on electrical characteristics of amorphous indium tungsten oxide thin film transistors with multi-stacked active layer structure Ruan, Dun-Bao; Liu, Po-Tsun; Gan, Kai-Jhih; Chiu, Yu-Chuan; Yu, Min-Chin; Chien, Ta-Chun; Chen, Yi-Heng; Kuo, Po-Yi; Sze, Simon M.
國立交通大學 2019-04-02T05:59:59Z Performance improvements of tungsten and zinc doped indium oxide thin film transistor by fluorine based double plasma treatment with a high-K gate dielectric Ruan, Dun-Bao; Liu, Po-Tsun; Chiu, Yu-Chuan; Yu, Min-Chin; Gan, Kai-Jhih; Chien, Ta-Chun; Chen, Yi-Heng; Kuo, Po-Yi; Sze, Simon M.
國立交通大學 2019-04-02T05:59:28Z Effect of interfacial layer on device performance of metal oxide thin-film transistor with a multilayer high-k gate stack Ruan, Dun-Bao; Liu, Po-Tsun; Chiu, Yu-Chuan; Kuo, Po-Yi; Yu, Min-Chin; Kan, Kai-Zhi; Chien, Ta-Chun; Chen, Yi-Heng; Sze, Simon M.
國立交通大學 2019-04-02T05:58:50Z Investigation of low operation voltage InZnSnO thin-film transistors with different high-k gate dielectric by physical vapor deposition Ruan, Dun-Bao; Liu, Po-Tsun; Chiu, Yu-Chuan; Kan, Kai-Zhi; Yu, Min-Chin; Chien, Ta-Chun; Chen, Yi-Heng; Kuo, Po-Yi; Sze, Simon M.
國立交通大學 2018-08-21T05:56:29Z High Mobility Tungsten-Doped Thin-Film Transistor on Polyimide Substrate with Low Temperature Process Ruan, Dun-Bao; Liu, Po-Tsun; Chiu, Yu-Chuan; Yu, Min-Chin; Gan, Kai-jhih; Chien, Ta-Chun; Kuo, Po-Yi; Sze, Simon M.
國立交通大學 2018-08-21T05:54:11Z Comprehensive Analysis on Electrical Characteristics of Pi-Gate Poly-Si Junctionless FETs Hsieh, Dong-Ru; Lin, Jer-Yi; Kuo, Po-Yi; Chao, Tien-Sheng
國立交通大學 2018-08-21T05:53:29Z Investigation of Channel Doping Concentration and Reverse Boron Penetration on P-Type Pi-Gate Poly-Si Junctionless Accumulation Mode FETs Hsieh, Dong-Ru; Chan, Yi-De; Kuo, Po-Yi; Chao, Tien-Sheng
國立交通大學 2018-08-21T05:53:29Z Stacked Sidewall-Damascene Double-Layer Poly-Si Trigate FETs With RTA-Improved Crystallinity Shen, Chiuan-Huei; Kuo, Po-Yi; Chung, Chun-Chih; Lee, Sen-Yang; Chao, Tien-Sheng
國立交通大學 2018-08-21T05:53:27Z Effects of Backchannel Passivation on Electrical Behavior of Hetero-Stacked a-IWO/IGZO Thin Film Transistors Liu, Po-Tsun; Chang, Chih-Hsiang; Kuo, Po-Yi; Chen, Po-Wen
國立交通大學 2018-08-21T05:53:19Z Mobility enhancement for high stability tungsten-doped indium-zinc oxide thin film transistors with a channel passivation layer Ruan, Dun-Bao; Liu, Po-Tsun; Chiu, Yu-Chuan; Kuo, Po-Yi; Yu, Min-Chin; Gan, Kai-Jhih; Chien, Ta-Chun; Sze, Simon M.
國立交通大學 2017-04-21T06:56:35Z High-performance sidewall damascened tri-gate poly-si TFTs with the strain proximity free technique and stress memorization technique Hsieh, Dong-Ru; Kuo, Po-Yi; Lin, Jer-Yi; Chen, Yi-Hsuan; Chang, Tien-Shun; Chao, Tien-Sheng
國立交通大學 2017-04-21T06:56:21Z Junctionless Poly-Si Nanowire Transistors With Low-Temperature Trimming Process for Monolithic 3-D IC Application Lin, Jer-Yi; Kuo, Po-Yi; Lin, Ko-Li; Chin, Chun-Chieh; Chao, Tien-Sheng
國立交通大學 2017-04-21T06:55:58Z High-Performance Pi-Gate Poly-Si Junctionless and Inversion Mode FET Hsieh, Dong-Ru; Lin, Jer-Yi; Kuo, Po-Yi; Chao, Tien-Sheng
國立交通大學 2017-04-21T06:48:46Z Fabrication and Characterization of Pi-Gate Poly-Si Junctionless and Inversion Mode Fin-FETs for 3-D IC Applications Hsieh, Don-Ru; Lin, Jer-Yi; Kuo, Po-Yi; Chao, Tien-Sheng
國立交通大學 2017-04-21T06:48:18Z Implantation Free GAA Double Spacer Poly-Si Nanowires Channel Junctionless FETs with Sub-1V Gate Operation and Near Ideal Subthreshold Swing Kuo, Po-Yi; Lin, Jer-Yi; Chao, Tien-Sheng
國立交通大學 2015-07-21T11:20:46Z High-Performance GAA Sidewall-Damascened Sub-10-nm In Situ n(+)-Doped Poly-Si NWs Channels Junctionless FETs Kuo, Po-Yi; Lu, Yi-Hsien; Chao, Tien-Sheng
國立交通大學 2014-12-16T06:14:01Z Manufacturing method of a semiconductor component with a nanowire channel Kuo Po-Yi; Chao Tien-Sheng; Lu Yi-Hsien
國立交通大學 2014-12-08T15:48:37Z Characteristics of SONOS-Type Flash Memory With In Situ Embedded Silicon Nanocrystals Chiang, Tsung-Yu; Wu, Yi-Hong; Ma, William Cheng-Yu; Kuo, Po-Yi; Wang, Kuan-Ti; Liao, Chia-Chun; Yeh, Chi-Ruei; Yang, Wen-Luh; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:48:00Z Novel Symmetric Vertical-Channel Ni-Salicided Poly-Si Thin-Film Transistors With High ON/OFF-Current Ratio Wu, Yi-Hong; Kuo, Po-Yi; Lu, Yi-Hsien; Chen, Yi-Hsuan; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:38:10Z High-Performance Poly-Si TFTs of Top-Gate with High-kappa Metal-Gate Combine the Laser Annealed Channel and Glass Substrate Lu, Yi-Hsien; Chien, Chao-Hsin; Kuo, Po-Yi; Yang, Ming-Jui; Lin, Hsiao-Yi; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:37:33Z Novel Sub-10-nm Gate-All-Around Si Nanowire Channel Poly-Si TFTs With Raised Source/Drain Lu, Yi-Hsien; Kuo, Po-Yi; Wu, Yi-Hong; Chen, Yi-Hsuan; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:31:57Z Low-Temperature Polycrystalline-Silicon Tunneling Thin-Film Transistors With MILC Chen, Yi-Hsuan; Yen, Li-Chen; Chang, Tien-Shun; Chiang, Tsung-Yu; Kuo, Po-Yi; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:30:52Z Symmetric Vertical-Channel Nickel-Salicided Poly-Si Thin-Film Transistors With Self-Aligned Oxide Overetching Structures Wu, Yi-Hong; Kuo, Po-Yi; Lu, Yi-Hsien; Chen, Yi-Hsuan; Chiang, Tsung-Yu; Wang, Kuan-Ti; Yen, Li-Chen; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:23:48Z Reliability Analysis of Symmetric Vertical-Channel Nickel-Salicided Poly-Si Thin-Film Transistors Wu, Yi-Hong; Lin, Je-Wei; Lu, Yi-Hsien; Kuo, Rou-Han; Yen, Li-Chen; Chen, Yi-Hsuan; Liao, Chia-Chun; Kuo, Po-Yi; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:21:25Z High-Performance Poly-Si Thin-Film Transistors With L-Fin Channels Lu, Yi-Hsien; Kuo, Po-Yi; Lin, Je-Wei; Wu, Yi-Hong; Chen, Yi-Hsuan; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:15:43Z The impact of deep Ni salicidation and NH3 plasma treatment on nano-SOI FinFETs You, Hsin-Chiang; Kuo, Po-Yi; Ko, Fu-Hsiang; Chao, Tien-Sheng; Lei, Tan-Fu
國立交通大學 2014-12-08T15:14:07Z Characteristics of self-aligned Si/Ge T-gate poly-Si thin-film transistors with high ON/OFF current ratio Kuo, Po-Yi; Chao, Tien-Sheng; Hsieh, Pei-Shan; Lei, Tan-Fu
國立交通大學 2014-12-08T15:11:17Z SONOS memories with embedded silicon nanocrystals in nitride Liu, Mei-Chun; Chiang, Tsung-Yu; Kuo, Po-Yi; Chou, Ming-Hong; Wu, Yi-Hong; You, Hsin-Chiang; Cheng, Ching-Hwa; Liu, Sheng-Hsien; Yang, Wen-Luh; Lei, Tan-Fu; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:09:57Z Vertical n-Channel Poly-Si Thin-Film Transistors With Symmetric S/D Fabricated by Ni-Silicide-Induced Lateral-Crystallization Technology Kuo, Po-Yi; Chao, Tien-Sheng; Lai, Jiou-Teng; Lei, Tan-Fu
國立交通大學 2014-12-08T15:09:52Z Poly-Si Thin-Film Transistor Nonvolatile Memory Using Ge Nanocrystals as a Charge Trapping Layer Deposited by the Low-Pressure Chemical Vapor Deposition Kuo, Po-Yi; Chao, Tien-Sheng; Huang, Jyun-Siang; Lei, Tan-Fu
國立交通大學 2014-12-08T15:08:49Z MILC-TFT With High-kappa Dielectrics for One-Time-Programmable Memory Application Chiang, Tsung-Yu; Ma, Ming-Wen; Wu, Yi-Hong; Kuo, Po-Yi; Wang, Kuan-Ti; Liao, Chia-Chun; Yeh, Chi-Ruei; Chao, Tien-Sheng
國立交通大學 2014-12-08T15:08:28Z Physical Mechanism of High-Programming-Efficiency Dynamic-Threshold Source-Side Injection in Wrapped-Select-Gate SONOS for NOR-Type Flash Memory Wang, Kuan-Ti; Chao, Tien-Sheng; Chiang, Tsung-Yu; Wu, Woei-Cherng; Kuo, Po-Yi; Wu, Yi-Hong; Lu, Yu-Lun; Liao, Chia-Chun; Yang, Wen-Luh; Lee, Chien-Hsing; Hsieh, Tsung-Min; Liou, Jhyy-Cheng; Wang, Shen-De; Chen, Tzu-Ping; Chen, Chien-Hung; Lin, Chih-Hung; Chen, Hwi-Huang
國立交通大學 2014-12-08T15:07:50Z The Characteristics of n- and p-Channel Poly-Si Thin-Film Transistors with Fully Ni-Salicided S/D and Gate Structure Kuo, Po-Yi; Huang, Yan-Syue; Lue, Yi-Hsien; Chao, Tien-Sheng; Lei, Tan-Fu
亞洲大學 2008 SONOS memories with embedded silicon nanocrystals in nitride Liu, Mei-Chun ; Chiang, Tsung-Yu ; Kuo, Po-Yi ; Chou, Ming-Hong ; Wu, Yi-Hong ; You, Hsin-Chiang ; Cheng, Ching-Hwa ; Liu, Sheng-Hsien ; Yang, Wen-Luh ; Lei, Tan-Fu ; Chao, Tien-Sheng

Showing items 1-41 of 41  (1 Page(s) Totally)
1 
View [10|25|50] records per page