臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"kuo sy yen"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 251-284 of 284 (6 Page(s) Totally)
<< < 1 2 3 4 5 6
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	1992	Optimal Group Diagnosis Procedures for VLSI/WSI Array Architectures	Wang, Kung; Kuo, Sy-Yen; Wang, Kung; Kuo, Sy-Yen
國立臺灣大學	1991-09	Fault Diagnosis in Reconfigurable VLSI and WSI Arrays	郭斯彥; 王弓; Kuo, Sy-Yen; Wang, Kung
國立臺灣大學	1991-08	Design and Evaluation of Fault-Tolerant Interleaved Memory Systems	郭斯彥; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.
臺大學術典藏	1991-08	Design and Evaluation of Fault-Tolerant Interleaved Memory Systems	Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Liang, S. C.; 郭斯彥; Liang, S. C.; Louri, A.; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen
國立臺灣大學	1991-01	Reconfigurable Cube-Connected Cycles Architectures	郭斯彥; Fuchs, W. K.; Kuo, Sy-Yen; Fuchs, W. K.
國立臺灣大學	1991-01	VHDL-Based Design and Analysis of Defect Tolerant VLSI/WSI Array Architectures	郭斯彥; 王弓; Kuo, Sy-Yen; Wang, Kung
臺大學術典藏	1991-01	VHDL-Based Design and Analysis of Defect Tolerant VLSI/WSI Array Architectures	Kuo, Sy-Yen; Wang, Kung; Kuo, Sy-Yen; Wang, Kung
國立臺灣大學	1991	Efficient Parallel Sorting and Merging Algorithms for Two-Dimensional Mesh-Connected Processor Arrays	郭斯彥; Liang, S. C.; Kuo, Sy-Yen; Liang, S. C.
國立臺灣大學	1991	Efficient Reconfiguration Algorithms for Degradable VLSI/WSI Arrays	郭斯彥; Chen, I. Y.; Kuo, Sy-Yen; Chen, I. Y.
臺大學術典藏	1991	Efficient Parallel Sorting and Merging Algorithms for Two-Dimensional Mesh-Connected Processor Arrays	Liang, S. C.; Kuo, Sy-Yen; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen
臺大學術典藏	1991	Efficient Reconfiguration Algorithms for Degradable VLSI/WSI Arrays	Chen, I. Y.; Kuo, Sy-Yen; 郭斯彥; Chen, I. Y.; Kuo, Sy-Yen
國立臺灣大學	1990-06	Concurrent Error Detection and Correction in Real Time Systolic Sorting Arrays	Liang, S. C.; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen
臺大學術典藏	1990-06	Concurrent Error Detection and Correction in Real Time Systolic Sorting Arrays	Liang, S. C.; Kuo, Sy-Yen; Liang, S. C.; 郭斯彥; Kuo, Sy-Yen
國立臺灣大學	1990-05	Fault Tolerance Techniques for Systoilc Arrays	Abraham, J. A.; Banerjee, P.; Chen, C. Y.; Fuchs, W. K.; 郭斯彥; Reddy, A. L. N.; Abraham, J. A.; Banerjee, P.; Chen, C. Y.; Fuchs, W. K.; Kuo, Sy-Yen; Reddy, A. L. N.
國立臺灣大學	1990-04	Fault Tolerant VLSI Systolic Median Filters	Liang, S. C.; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen
臺大學術典藏	1990-04	Fault Tolerant VLSI Systolic Median Filters	Liang, S. C.; Kuo, Sy-Yen; Liang, S. C.; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen
國立臺灣大學	1990-01	Fault Tolerant WSI Sorting Networks	Liang, S. C.; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen
臺大學術典藏	1990-01	Fault Tolerant WSI Sorting Networks	Liang, S. C.; Kuo, Sy-Yen; Liang, S. C.; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen
國立臺灣大學	1989-11	A VLSI Design of Systolic Tree-Searched Vector Quantizer for EOS on Board SAR Processor	Fang, W. C.; Chang, C. Y.; 郭斯彥; Nixon, R. H.; Curlander, J. C.; Fang, W. C.; Chang, C. Y.; Kuo, Sy-Yen; Nixon, R. H.; Curlander, J. C.
臺大學術典藏	1989-11	A VLSI Design of Systolic Tree-Searched Vector Quantizer for EOS on Board SAR Processor	Fang, W. C.; Nixon, R. H.; Curlander, J. C.; Chang, C. Y.; Kuo, Sy-Yen; Fang, W. C.; Chang, C. Y.; 郭斯彥; Nixon, R. H.; Curlander, J. C.; Fang, W. C.; Chang, C. Y.; Kuo, Sy-Yen; Nixon, R. H.
國立臺灣大學	1989	Design and Analysis of Defect Tolerant Hierarchical Sorting Networks	郭斯彥; Liang, S. C.; Kuo, Sy-Yen; Liang, S. C.
國立臺灣大學	1989	Fault Diagnosis in VLSI/WSI Processor Arrays	郭斯彥; 王弓; Kuo, Sy-Yen; Wang, Kung
臺大學術典藏	1989	Fault Diagnosis in VLSI/WSI Processor Arrays	Kuo, Sy-Yen; Wang, Kung; Kuo, Sy-Yen; Wang, Kung
國立臺灣大學	1988-06	Spare Allocation and Reconfiguration in Large Area VLSI	郭斯彥; Fuchs, W. K.; Kuo, Sy-Yen; Fuchs, W. K.
臺大學術典藏	1988-06	Spare Allocation and Reconfiguration in Large Area VLSI	Fuchs, W. K.; Kuo, Sy-Yen; 郭斯彥; Fuchs, W. K.; Kuo, Sy-Yen
國立臺灣大學	1987-09	Fault Diagnosis and Spare Allocation for Yield Enhancement in Large Reconfigurable PLAs	郭斯彥; Fuchs, W. K.; Kuo, Sy-Yen; Fuchs, W. K.
臺大學術典藏	1987-09	Fault Diagnosis and Spare Allocation for Yield Enhancement in Large Reconfigurable PLAs	Fuchs, W. K.; Kuo, Sy-Yen; 郭斯彥; Fuchs, W. K.; Kuo, Sy-Yen
國立臺灣大學	1987-06	Efficient Spare Allocation in Reconfigurable Arrays	郭斯彥; Fuchs, W. K.; Kuo, Sy-Yen; Fuchs, W. K.
國立臺灣大學	1987	可重繞之積體電路平行計算機結構的電腦輔助設計與評估	郭斯彥; Kuo, Sy-Yen
國立臺灣大學	1986-06	Efficient Spare Allocation in Reconfigurable Arrays	郭斯彥; Fuchs, W. K.; Kuo, Sy-Yen; Fuchs, W. K.
臺大學術典藏	1986-06	Efficient Spare Allocation in Reconfigurable Arrays	郭斯彥;Fuchs, W. K.; Kuo, Sy-Yen;Fuchs, W. K.; 郭斯彥; Fuchs, W. K.; Kuo, Sy-Yen; Fuchs, W. K.
國立臺灣大學	1986	Reconfigurable Cube-Connected Cycles Architectures	Banerjee, P.; 郭斯彥; Fuchs, W. K.; Banerjee, P.; Kuo, Sy-Yen; Fuchs, W. K.
臺大學術典藏	1986	Reconfigurable Cube-Connected Cycles Architectures	Fuchs, W. K.; Kuo, Sy-Yen; Fuchs, W. K.; 郭斯彥; Banerjee, P.;郭斯彥;Fuchs, W. K.; Banerjee, P.;Kuo, Sy-Yen;Fuchs, W. K.; Banerjee, P.
國立臺灣大學	1962	The Impact of Parallel Architectures Granularity on Yield	Fuchs, W. K.; Chang, M. F.; 郭斯彥; Mazumder, P.; Stunkel, C.; Fuchs, W. K.; Chang, M. F.; Kuo, Sy-Yen; Mazumder, P.; Stunkel, C.

Showing items 251-284 of 284 (6 Page(s) Totally)
<< < 1 2 3 4 5 6
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 52914121 Online Users : 543 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library