English  |  正體中文  |  简体中文  |  Total items :2816861  
Visitors :  27616654    Online Users :  610
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 		 
Scope Adv. Search
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR
About TAIR

Browse By
Institution
Author
Title
Date
Statistics Chart
Institution Facts
Trend

News
2019臺灣學術機構典藏
研討會
機構典藏系統RC7版本已
發佈

Copyright
Publisher & Journal Policy
TAIR Copyright Conference Minutes

Related Links
機構典藏計畫網站
ROAR
OpenDOAR
SHERPA
OAIster
JAIRO
Ira
DSPACE
RWWR
臺大學術典藏NTU Scholars
Taiwan Academic Institutional Repository >  Browse by Author

"nian ze lee"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-18 of 18  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2019-10-24T07:45:22Z Sequential Engineering Change Order under Retiming and Resynthesis 江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Victor Kravets;Nian-Ze Lee; Nian-Ze Lee; Victor Kravets; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏 2019-10-24T07:45:22Z Sequential Engineering Change Order under Retiming and Resynthesis 江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Victor Kravets;Nian-Ze Lee; Nian-Ze Lee; Victor Kravets; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏 2019-10-24T07:45:21Z Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits 江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏 2019-10-24T07:45:21Z Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits 江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏 2019-10-24T07:45:21Z Solving Stochastic Boolean Satisfiability under Random-Exist Quantification 江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Yen-Shi Wang;Nian-Ze Lee; Nian-Ze Lee; Yen-Shi Wang; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏 2019-10-24T07:45:21Z Solving Stochastic Boolean Satisfiability under Random-Exist Quantification 江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Yen-Shi Wang;Nian-Ze Lee; Nian-Ze Lee; Yen-Shi Wang; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏 2019-10-24T07:45:20Z Towards Formal Evaluation and Verification of Probabilistic Design 江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Nian-Ze Lee; Nian-Ze Lee; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏 2019-10-24T07:45:20Z Towards Formal Evaluation and Verification of Probabilistic Design 江介宏;JIE-HONG JIANG;Jie-Hong R. Jiang;Nian-Ze Lee; Nian-Ze Lee; Jie-Hong R. Jiang; JIE-HONG JIANG; 江介宏
臺大學術典藏 2019-10-24T07:43:08Z Solving Stochastic Boolean Satisfiability under Random-Exist Quantification JIE-HONG JIANG;Jie-Hong R. Jiang;Yen-Shi Wang;Nian-Ze Lee; Nian-Ze Lee; Yen-Shi Wang; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏 2019-10-24T07:43:08Z Solving Stochastic Boolean Satisfiability under Random-Exist Quantification JIE-HONG JIANG;Jie-Hong R. Jiang;Yen-Shi Wang;Nian-Ze Lee; Nian-Ze Lee; Yen-Shi Wang; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏 2019-10-24T07:43:08Z Sequential Engineering Change Order under Retiming and Resynthesis JIE-HONG JIANG;Jie-Hong R. Jiang;Victor Kravets;Nian-Ze Lee; Nian-Ze Lee; Victor Kravets; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏 2019-10-24T07:43:08Z Sequential Engineering Change Order under Retiming and Resynthesis JIE-HONG JIANG;Jie-Hong R. Jiang;Victor Kravets;Nian-Ze Lee; Nian-Ze Lee; Victor Kravets; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏 2019-10-24T07:43:07Z Towards Formal Evaluation and Verification of Probabilistic Design JIE-HONG JIANG;Jie-Hong R. Jiang;Nian-Ze Lee; Nian-Ze Lee; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏 2019-10-24T07:43:07Z Towards Formal Evaluation and Verification of Probabilistic Design JIE-HONG JIANG;Jie-Hong R. Jiang;Nian-Ze Lee; Nian-Ze Lee; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏 2019-10-24T07:43:07Z Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏 2019-10-24T07:43:07Z Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits JIE-HONG JIANG;Jie-Hong R. Jiang;Yi-Hsiang Lai;Hao-Yuan Kuo;Nian-Ze Lee; Nian-Ze Lee; Hao-Yuan Kuo; Yi-Hsiang Lai; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏 2018-09-10T15:00:43Z Towards Formal Evaluation and Verification of Probabilistic Design Nian-Ze Lee;Jie-Hong R. Jiang; Nian-Ze Lee; Jie-Hong R. Jiang; JIE-HONG JIANG
臺大學術典藏 2018-09-10T15:00:43Z Towards Formal Evaluation and Verification of Probabilistic Design Nian-Ze Lee;Jie-Hong R. Jiang; Nian-Ze Lee; Jie-Hong R. Jiang; JIE-HONG JIANG

Showing items 1-18 of 18  (1 Page(s) Totally)
1 
View [10|25|50] records per page

DSpace Software Copyright © 2002-2004  MIT   &  Hewlett-Packard   /   Enhanced by   NTU Library IR team