|
English
|
正體中文
|
简体中文
|
2815992
|
|
???header.visitor??? :
27535747
???header.onlineuser??? :
596
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"tziantzioulis g"???jsp.browse.items-by-author.description???
Showing items 1-1 of 1 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立成功大學 |
2023 |
CIFER: A Cache-Coherent 12-nm 16-mm2SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6/mm2Synthesizable eFPGA
|
Li, A.;Chang, T.-J.;Gao, F.;Ta, Ta T.;Tziantzioulis, G.;Ou, Y.;Wang, M.;Tu, J.;Xu, K.;Jackson, P.;Ning, A.;Chirkov, G.;Orenes-Vera, M.;Agwa, S.;Yan, X.;Tang, E.;Balkind, J.;Batten, C.;Wentzlaff, D. |
Showing items 1-1 of 1 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
