English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51723947    Online Users :  860
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"wu a y"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 156-180 of 196  (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T05:52:05Z DSP engine design for LINC wireless transmitter systems Jheng, K.-Y.; Wang, Y.-C.; Wu, A.-Y.; Tsao, H.-W.; HEN-WAI TSAO
臺大學術典藏 2018-09-10T05:24:16Z Soft-threshold-based multilayer decision feedback equalizer (STM-DFE) algorithm and VLSI architecture Lin, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T05:24:15Z A scalable DCO design for portable ADPLL designs Wu, C.-T.; Wang, W.; Wey, I.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T05:24:15Z Digital signal processing engine design for polar transmitter in wireless communication systems Ko, H.-Y.; Wang, Y.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T05:24:15Z Low cost decision feedback equalizer (DFE) design for giga-bit systems Lin, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T05:24:15Z Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications Lin, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T05:24:14Z A 2gb/s high-speed scalable shift-register based on-chip serial communication design for SoC applications Wey, I.-C.; Chang, L.-H.; Chen, Y.-G.; Chang, S.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T05:24:14Z A DVB-T baseband demodulator design based on multimode silicon IPs Jheng, K.-Y.; Wu, T.-H.; Wang, Y.-C.; Yeo, J.-C.; Cho, Y.-J.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T05:24:14Z A high-speed scalable shift-register based on-chip serial communication design for SoC applications Wang, W.; Wu, A.-Y.; AN-YEU(ANDY) WU; Wey, I.-C.; Chen, Y.-G.; Wu, C.-T.
臺大學術典藏 2018-09-10T05:24:14Z A memory-reduced Log-MAP kernel for turbo decoder AN-YEU(ANDY) WU; Wu, A.-Y.; Lin, C.-H.; Tsai, T.-H.
臺大學術典藏 2018-09-10T04:56:06Z Robust decision feedback equalizer design using soft-threshold-based multi-layer detection scheme Lin, C.-H.;Wu, A.-Y.; Lin, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:56:06Z High-Performance VLSI Architecture of Adaptive Decision Feedback Equalizer Based on Predictive Parallel Branch Slicer (PPBS) Scheme Yang, M.-D.; Wu, A.-Y.; Lai, J.-T.; Yang, M.-D.; Wu, A.-Y.; Lai, J.-T.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:56:06Z Multiplierless multirate decimator / interpolator module generator Jou, S.-J.;Jheng, K.-Y.;Chen, H.-Y.;Wu, A.-Y.; Jou, S.-J.; Jheng, K.-Y.; Chen, H.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:56:05Z A design flow for multiplierless linear-phase fir filters: From system specification to verilog code Jheng, K.-Y.; Jou, S.-J.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:56:05Z A fast and power-saving self-timed manchester carry-bypass adder for booth multiplier-accumulator design Wey, I.-C.; Chow, H.-C.; Chen, Y.-G.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:56:05Z Fast Convergent Pipelined Adaptive DFE Architecture Using Post-Cursor Processing Filter Technique Yang, M.-D.; Wu, A.-Y.; Lai, J.-T.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:33:32Z Implementation of a programmable 64?2048-point FFT/IFFT processor for OFDM-based communication systems Kuo, J.-C.; Wen, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:33:32Z Mixed-Scaling-Rotation CORDIC (MSR-CORDIC) algorithm and architecture for scaling-free high-perforance rotatioal operations Lin, Z.-X.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:33:31Z A novel multipath matrix algorithm for exact room response identification in stereo echo cancellation Lai, J.-T.; Wu, A.-Y.; Yeh, C.-C.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:33:31Z Dual-mode convolutional/SOVA based turbo code decoder VLSI design for wireless communication systems AN-YEU(ANDY) WU; Chen, P.-H.; Kai-Huang; Hsueh, N.-H.; Wu, A.-Y.
臺大學術典藏 2018-09-10T04:13:19Z VLSI design of a reconfigurable multi-mode Reed-Solomon codec for high-speed communication systems Hsu, H.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T04:13:19Z A unified view for vector rotational CORDIC algorithms and architectures based on angle quantization approach Wu, A.-Y.; Wu, C.-S.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T03:48:22Z An improved time-recursive lattice structure for low-latency IFFT architecture in DMT transmitter Yu, C.-L.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T03:48:21Z A novel Trellis-based searching scheme for EEAS-based CORDIC algorithm Wu, C.-S.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018 Impact of Supratentorial Cerebral Hemorrhage on the Complexity of Heart Rate Variability in Acute Stroke Jeng J.-S.; Wu A.-Y.; Lai D.-M.; Shieh J.-S.; Lee D.-Y.; Tang S.-C.; CHIH-HAO CHEN

Showing items 156-180 of 196  (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page