|
"wu cy"的相關文件
顯示項目 281-305 / 607 (共25頁)
<< < 7 8 9 10 11 12 13 14 15 16 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:06:24Z |
INTERFACIAL LAYER-THERMIONIC-DIFFUSION THEORY FOR THE SCHOTTKY-BARRIER DIODE
|
WU, CY |
| 國立交通大學 |
2014-12-08T15:06:23Z |
OXIDATION RESISTANCE CHARACTERISTICS OF SILICON THERMAL NITRIDE FILMS
|
WU, CY; KING, CW; LEE, MK; CHEN, CT; SHIH, CT |
| 國立交通大學 |
2014-12-08T15:06:23Z |
TEMPERATURE COEFFICIENTS OF THE OPEN-CIRCUIT VOLTAGE OF P-N-JUNCTION SOLAR-CELLS
|
WU, CY; CHEN, JF |
| 國立交通大學 |
2014-12-08T15:06:23Z |
GROWTH-KINETICS OF SILICON THERMAL NITRIDATION
|
WU, CY; KING, CW; LEE, MK; CHEN, CT |
| 國立交通大學 |
2014-12-08T15:06:22Z |
A COMPUTER-AIDED SIMULATION-MODEL FOR THE IV CHARACTERISTIC OF M-N-P SILICON SCHOTTKY-BARRIER DIODES PRODUCED BY USE OF LOW-ENERGY ARSENIC-ION IMPLANTATION
|
WU, CY; CHANG, MC; SHEY, AJ |
| 國立交通大學 |
2014-12-08T15:06:22Z |
A HIGH-DENSITY MOS STATIC RAM CELL USING THE LAMBDA BIPOLAR-TRANSISTOR
|
WU, CY; LIU, YF |
| 國立交通大學 |
2014-12-08T15:06:21Z |
A NEW HIGH-POWER VOLTAGE-CONTROLLED DIFFERENTIAL NEGATIVE-RESISTANCE DEVICE - THE LAMBDA-BIPOLAR POWER TRANSISTOR
|
WU, CY; LEE, CS |
| 國立交通大學 |
2014-12-08T15:06:21Z |
THE EFFECT OF THE MINORITY-CARRIER DISTRIBUTION ON THE THRESHOLD VOLTAGE OF A MOSFET
|
WU, CY; CHIEN, HC |
| 國立交通大學 |
2014-12-08T15:06:20Z |
A NEW INTERNAL OVERVOLTAGE PROTECTION STRUCTURE FOR THE BIPOLAR POWER TRANSISTOR
|
WU, CY |
| 國立交通大學 |
2014-12-08T15:06:19Z |
A NEW DYNAMIC RANDOM-ACCESS MEMORY CELL USING A BIPOLAR MOS COMPOSITE STRUCTURE
|
WU, CY |
| 國立交通大學 |
2014-12-08T15:06:19Z |
A NEW COMPUTER-AIDED SIMULATION-MODEL FOR POLYCRYSTALLINE SILICON FILM RESISTORS
|
WU, CY; KEN, WD |
| 國立交通大學 |
2014-12-08T15:06:17Z |
AN ANALYTIC AND ACCURATE MODEL FOR THE THRESHOLD VOLTAGE OF SHORT CHANNEL MOSFETS IN VLSI
|
WU, CY; YANG, SY; CHEN, HH; TSENG, FC; SHIH, CT |
| 國立交通大學 |
2014-12-08T15:06:16Z |
THE METAL-INSULATOR-SEMICONDUCTOR-SWITCH (MISS) DEVICE USING THERMAL NITRIDE FILM AS THE TUNNELING INSULATOR
|
WU, CY; HUANG, YT |
| 國立交通大學 |
2014-12-08T15:06:15Z |
AN EFFICIENT TIMING MODEL FOR CMOS COMBINATIONAL LOGIC GATES
|
WU, CY; HWANG, JS; CHANG, C; CHANG, CC |
| 國立交通大學 |
2014-12-08T15:06:15Z |
A NEW APPROACH TO MODEL CMOS LATCHUP
|
WU, CY; YANG, YH; CHANG, C; CHANG, CC |
| 國立交通大學 |
2014-12-08T15:06:15Z |
A SIMPLE PUNCHTHROUGH VOLTAGE MODEL FOR SHORT-CHANNEL MOSFETS WITH SINGLE CHANNEL IMPLANTATION IN VLSI
|
WU, CY; HSIAO, WZ; CHEN, HH |
| 國立交通大學 |
2014-12-08T15:06:15Z |
A NEW METHOD FOR COMPUTER-AIDED OPTIMIZATION OF SOLAR-CELL STRUCTURES
|
CHEN, MJ; WU, CY |
| 國立交通大學 |
2014-12-08T15:06:15Z |
A STRUCTURE-ORIENTED MODEL FOR DETERMINING THE SUBSTRATE SPREADING RESISTANCE IN BULK CMOS LATCH-UP PATHS AND ITS APPLICATION IN HOLDING CURRENT PREDICTION
|
CHEN, MJ; WU, CY |
| 國立交通大學 |
2014-12-08T15:06:13Z |
THE LAMBDA-BIPOLAR PHOTOTRANSISTOR ANALYSIS AND APPLICATIONS
|
WU, CY; SHENG, HD; TSAI, YT |
| 國立交通大學 |
2014-12-08T15:06:13Z |
AN ACCURATE AND ANALYTIC THRESHOLD-VOLTAGE MODEL FOR SMALL-GEOMETRY MOSFETS WITH SINGLE-CHANNEL ION-IMPLANTATION IN VLSI
|
WU, CY; HUANG, GS; CHEN, HH; TSENG, FC; SHIH, CT |
| 國立交通大學 |
2014-12-08T15:06:13Z |
AN ACCURATE MOBILITY MODEL FOR THE I-V-CHARACTERISTICS OF N-CHANNEL ENHANCEMENT-MODE MOSFETS WITH SINGLE-CHANNEL BORON IMPLANTATION
|
WU, CY; DAIH, YW |
| 國立交通大學 |
2014-12-08T15:06:13Z |
A NEW THRESHOLD-VOLTAGE MODEL FOR SMALL-GEOMETRY BURIED-CHANNEL MOSFETS
|
WU, CY; HSU, KC |
| 國立交通大學 |
2014-12-08T15:06:13Z |
MOBILITY MODELS FOR THE IV CHARACTERISTICS OF BURIED-CHANNEL MOSFETS
|
WU, CY; HSU, KC |
| 國立交通大學 |
2014-12-08T15:06:12Z |
SUPERIOR CHARACTERISTICS OF NITRIDIZED THERMAL OXIDE GROWN ON POLYCRYSTALLINE SILICON
|
CHEN, CF; WU, CY |
| 國立交通大學 |
2014-12-08T15:06:11Z |
AN EFFICIENT METHOD FOR CALCULATING THE DC TRIGGERING CURRENTS IN CMOS LATCH-UP
|
CHEN, MJ; WU, CY |
顯示項目 281-305 / 607 (共25頁)
<< < 7 8 9 10 11 12 13 14 15 16 > >>
每頁顯示[10|25|50]項目
|
