|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51357550
Online Users :
949
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"wu po han"
Showing items 41-45 of 45 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
| 淡江大學 |
2008-06 |
A Novel Reseeding Mechanism for Improving Pseudo-Random Testing of VLSI Circuits
|
Rau, Jiann-chyi; Wu, Po-han; Ho, Ying-fu |
| 淡江大學 |
2008-06 |
An Efficient Scheduling Algorithm Based On Multi-frequency TAM for SOC Testing
|
Rau, Jiann-chyi; Wu, Po-han; Ma, Jia-shing |
| 淡江大學 |
2006-12-04 |
Design of Dynamically Assignmentable TAM Width for Testing Core-Based SOCs
|
Rau, Jiann-Chyi; Chen, Chien-Shiun; Wu, Po-Han |
| 淡江大學 |
2006 |
A novel hardware architecture for low power and rapid testing of VLSI circuits
|
吳柏翰; Wu, Po-han |
| 淡江大學 |
2005-05-23 |
A novel reseeding mechanism for pseudo-random testing of VLSI circuits
|
Rau, Jiann-chyi; Ho, Ying-fu; Wu, Po-han |
Showing items 41-45 of 45 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
|
