|
English
|
正體中文
|
简体中文
|
总笔数 :2832348
|
|
造访人次 :
33734965
在线人数 :
1350
教育部委托研究计画 计画执行:国立台湾大学图书馆
|
|
|
"wu po han"的相关文件
显示项目 41-44 / 44 (共2页) << < 1 2 每页显示[10|25|50]项目
淡江大學 |
2008-06 |
An Efficient Scheduling Algorithm Based On Multi-frequency TAM for SOC Testing
|
Rau, Jiann-chyi; Wu, Po-han; Ma, Jia-shing |
淡江大學 |
2006-12-04 |
Design of Dynamically Assignmentable TAM Width for Testing Core-Based SOCs
|
Rau, Jiann-Chyi; Chen, Chien-Shiun; Wu, Po-Han |
淡江大學 |
2006 |
A novel hardware architecture for low power and rapid testing of VLSI circuits
|
吳柏翰; Wu, Po-han |
淡江大學 |
2005-05-23 |
A novel reseeding mechanism for pseudo-random testing of VLSI circuits
|
Rau, Jiann-chyi; Ho, Ying-fu; Wu, Po-han |
显示项目 41-44 / 44 (共2页) << < 1 2 每页显示[10|25|50]项目
|