English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  51744184    在线人数 :  919
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"wu tsung yi"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 16-36 / 36 (共1页)
1 
每页显示[10|25|50]项目

机构 日期 题名 作者
國立臺灣體育運動大學 2011-03-01 急性健身運動對認知功能的影響事件相關電位的文獻回顧 張育愷; 吳聰義; Chang, Yu-Kai; Wu, Tsung-Yi
國立彰化師範大學 2010-12 Combined Use of Rising and Falling Edge Triggered Clocks for Peak Current Reduction in IP-Based SoC/NoC Designs Wu, Tsung-Yi; Kao, Tzi-Wei; Lin, How-Rern
國立彰化師範大學 2010-08 Peak Current Reduction Using an MTCMOS Technique Lu, Liang-Ying; Wu, Tsung-Yi; Chiou, Lih-Yih; Shi, Jing-Wen
國立彰化師範大學 2010-01 Combined Use of Rising and Falling Edge Triggered Clocks for Peak Current Reduction in IP-Based SoC Designs Wu, Tsung-Yi; Kao, Tzi-Wei; Huang, Shi-Yi; Li, Tai-Lun; Lin, How-Rern
大葉大學 2009-05-25 A VLSI Design with Built-in SRAM Arrays for Implementing Full Search Block Matching Algorithm Wu, Tsung-Yi;Lin, How-Rern;Chen, Kuang-Yao;Huang, Shi-Yi;Li, Tai-Lun
大葉大學 2009-05-25 A Peak Current and Power Pad Count Reduction Tool for System-Level IC Designers Wu, Tsung-Yi;Lin, How-Rern;Kao, Tzi-Wei;Huang, Shi-Yi;Li, Tai-Lun
國立彰化師範大學 2009-05 A VLSI Design with Built-in SRAM Arrays for Implementing Full Search Block Matching Algorithm Wu, Tsung-Yi; Chen, Kuang-Yao; Huang, Shi-Yi; Li, Tai-Lun; Lin, How-Rern
國立彰化師範大學 2009-05 A Peak Current and Power Pad Count Reduction Tool for System-Level IC Designers Wu, Tsung-Yi; Kao, Tzi-Wei; Huang, Shi-Yi; Li, Tai-Lun; Lin, How-Rern
大葉大學 2009-04-1 A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates Lin, How-Rern;Chiu, Wei-Hao;Wu, Tsung-Yi
大葉大學 2009-04-01 A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates Lin, How-Rern;Chiu, Wei-Hao;Wu, Tsung-Yi
國立成功大學 2009-04 Low-Leakage and Low-Power Implementation of High-Speed Logic Gates Wu, Tsung-Yi; Lu, Liang-Ying
國立彰化師範大學 2009 A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates Lin, How-Rern; Chiu, Wei-Hao; Wu, Tsung-Yi
國立彰化師範大學 2009 Low-Leakage and Low-Power Implementation of High-Speed Logic Gates Wu, Tsung-Yi ; Lu, Liang-Ying
國立彰化師範大學 2008-12 Low-Leakage and Low-Power Implementation of High-Speed 65nm Logic Gates Wu, Tsung-Yi; Lu, Liang-Ying; Liang, Cheng-Hsun
國立臺灣體育運動大學 2008-05-01 國小排球選手運動參與動機之研究 張怡潔; 吳聰義; Chang, Yi-Chieh; Wu, Tsung-Yi
國立彰化師範大學 2008-03 IR Drop Reduction Via a Flip-Flop Resynthesis Technique Wu, Jiun-Kuan; Wu, Tsung-Yi; Lu, Liang-Ying; Chen, Kuang-Yao
國立彰化師範大學 2007-01 A Fast Probability-Based Algorithm for Leakage Current Reduction Considering Controller Cost Wu, Tsung-Yi; Tzeng, Jr-Luen; Chen, Kuang-Yao
國立成功大學 2006-07-21 1070鋼受拘束熱循環下增量式內涵時間循環黏塑性計算法之評估 吳宗益; Wu, Tsung-Yi
國立臺灣大學 2006 以影像方式擷取非球型物體之雙向反射分佈函數 吳宗益; Wu, Tsung-Yi
國立臺灣大學 2005 Image-based BRDF acquisition for non-spherical objects 吳宗益; 馬萬鈞; 莊永裕; 陳炳宇; 歐陽明; Wu, Tsung-Yi; Ma, Wan-Chun; Chuang, Yung-Yu; Chen, Bing-Yu; Ouhyoung, Ming
臺大學術典藏 2005 Image-based BRDF acquisition for non-spherical objects Wu, Tsung-Yi; Ma, Wan-Chun; Chuang, Yung-Yu; Chen, Bing-Yu; Ouhyoung, Ming; 吳宗益; 馬萬鈞; 莊永裕; 陳炳宇; 歐陽明; Wu, Tsung-Yi; Ma, Wan-Chun; Chuang, Yung-Yu; Chen, Bing-Yu; Ouhyoung, Ming

显示项目 16-36 / 36 (共1页)
1 
每页显示[10|25|50]项目