|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"yao wen chang"
Showing items 286-295 of 348 (35 Page(s) Totally)
<< < 24 25 26 27 28 29 30 31 32 33 > >>
View [10|25|50] records per page
| 臺大學術典藏 |
2018-09-10T04:53:44Z |
Placement with alignment and performance constraints using the B*-tree representation
|
Wu, M.-C.; Chang, Y.-W.; Wu, M.-C.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:53:44Z |
Multilevel routing with jumper insertion for antenna avoidance
|
Ho, T.-Y.; Chang, Y.-W.; Chen, S.-J.; Ho, T.-Y.; Chang, Y.-W.; Chen, S.-J.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:53:44Z |
Multilevel routing with antenna avoidance
|
Ho, T.-Y.; Chang, Y.-W.; Chen, S.-J.; Ho, T.-Y.; Chang, Y.-W.; Chen, S.-J.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:53:44Z |
Layout techniques for on-chip interconnect inductance reduction
|
Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; Tu, S.-W.; Jou, J.-Y.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:33:03Z |
Switch module design with application to two-dimensional segmentation design
|
Zhu, Kai; Wong, D.F.; Chang, Yao-Wen; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:33:03Z |
A Fast Crosstalk- and Performance-Driven Multilevel Routing System
|
Ho, T.-Y.; Chang, Y.-W.; Chen, S.-J.; Lee, D.T.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:33:02Z |
Rectilinear block placement using B*-trees
|
Wu, G.-M.; Chang, Y.-C.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:33:02Z |
Noise-aware buffer planning for interconnect-driven floorplanning
|
Li, S.-M.; Cherng, Y.-H.; Chang, Y.-W.; YAO-WEN CHANG |
| 臺大學術典藏 |
2018-09-10T04:33:02Z |
Multilevel floorplanning/placement for large-scale modules using B*-trees
|
YAO-WEN CHANG; Yang, H.H.; Hsu, J.-M.; Chang, Y.-W.; Lee, H.-C. |
| 臺大學術典藏 |
2018-09-10T04:33:02Z |
Graph matching-based algorithms for array-based FPGA segmentation design and routing
|
Lin, J.-M.; Pan, S.-R.; Chang, Y.-W.; YAO-WEN CHANG |
Showing items 286-295 of 348 (35 Page(s) Totally)
<< < 24 25 26 27 28 29 30 31 32 33 > >>
View [10|25|50] records per page
|
