English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52727523    Online Users :  504
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"yen tai lai"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-9 of 9  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
南台科技大學 2001-08 Graph-theory-based simplex algorithm for VLSI layout spacing problems with multiple variable constraints Lih-Yang Wang; Yen-Tai Lai;王立洋
南台科技大學 1995-01 Performance-Directed Compaction for VLSI Symbolic Layout Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu; Ting-Chun Chang;王立洋
南台科技大學 1993-05 Layout compaction with minimized delay bound on timing critical paths Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu; Tin-Chung Chang;王立洋; 劉濱達
南台科技大學 1993 Performance-Driven Global Routing Based on Simulated Evolution Lih-Yang Wang; Bin-Da Liu; Yen-Tai Lai; Ming-Yuan Yeh; 王立洋;劉濱達
南台科技大學 1993 A graph-based simplex algorithm for minimizing the layout size andthe delay on timing critical paths Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu; Ting-Chun Chang; 王立洋;劉濱達
南台科技大學 1992-07 Neural Nerwork on Two Dimensional IC Layout Compaction Lih-Yang Wang; Kun-Nern Chen; Yen-Tai Lai; Bin-Da Liu;王立洋
南台科技大學 1991 Simultaneous Pin Assignment and Global Routing for Custom VLSI Design Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu; 王立洋;劉濱達
南台科技大學 1991 TOPOLOGICAL CELL COMPACTION VIA TRANSISTOR ROTATION Lih-Yang Wang(王立洋); Yen-Tai Lai; Bin-Da Liu( 劉濱達)
南台科技大學 1991 Two-Dimensional Layout Compaction by Neural Optimization Network Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu

Showing items 1-9 of 9  (1 Page(s) Totally)
1 
View [10|25|50] records per page