|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
52938043
Online Users :
506
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"lai yeong kang"
Showing items 11-17 of 17 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
| 國立臺灣大學 |
1997-06 |
An efficient array architecture with data-rings for 3-step hierarchical search block matching algorithm
|
Lai, Yeong-Kang; Chen, Liang-Gee; Shen, Jun-Fu |
| 國立臺灣大學 |
1997-06 |
A novel scalable architecture with memory interleaving organization for full search block-matching algorithm
|
Lai, Yeong-Kang; Chen, Liang-Gee; Tsai, Tsung-Han; Wu, Po-Cheng |
| 臺大學術典藏 |
1997-06 |
A novel scalable architecture with memory interleaving organization for full search block-matching algorithm
|
Lai, Yeong-Kang; Chen, Liang-Gee; Tsai, Tsung-Han; Wu, Po-Cheng; Lai, Yeong-Kang; Chen, Liang-Gee; Tsai, Tsung-Han; Wu, Po-Cheng |
| 國立臺灣大學 |
1996-09 |
Design strategy for three-dimensional subband filter banks
|
Wu, Po-Cheng; Chen, Liang-Gee; Lai, Yeong-Kang; Tsai, Tsung-Han |
| 臺大學術典藏 |
1996-09 |
Design strategy for three-dimensional subband filter banks
|
Wu, Po-Cheng; Chen, Liang-Gee; Lai, Yeong-Kang; Tsai, Tsung-Han; Wu, Po-Cheng; Chen, Liang-Gee; Lai, Yeong-Kang; Tsai, Tsung-Han |
| 國立臺灣大學 |
1996-05 |
A novel video signal processor with reconfigurable pipelined architecture
|
Lai, Yeong-Kang; Chen, Liang-Gee; Chiang, Ming-Cheng |
| 臺大學術典藏 |
1996-05 |
A novel video signal processor with reconfigurable pipelined architecture
|
Lai, Yeong-Kang; Chen, Liang-Gee; Chiang, Ming-Cheng; Lai, Yeong-Kang; Chen, Liang-Gee; Chiang, Ming-Cheng |
Showing items 11-17 of 17 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
|
