|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52931203
線上人數 :
749
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"lai yeong kang"的相關文件
顯示項目 11-17 / 17 (共2頁)
<< < 1 2
每頁顯示[10|25|50]項目
| 國立臺灣大學 |
1997-06 |
An efficient array architecture with data-rings for 3-step hierarchical search block matching algorithm
|
Lai, Yeong-Kang; Chen, Liang-Gee; Shen, Jun-Fu |
| 國立臺灣大學 |
1997-06 |
A novel scalable architecture with memory interleaving organization for full search block-matching algorithm
|
Lai, Yeong-Kang; Chen, Liang-Gee; Tsai, Tsung-Han; Wu, Po-Cheng |
| 臺大學術典藏 |
1997-06 |
A novel scalable architecture with memory interleaving organization for full search block-matching algorithm
|
Lai, Yeong-Kang; Chen, Liang-Gee; Tsai, Tsung-Han; Wu, Po-Cheng; Lai, Yeong-Kang; Chen, Liang-Gee; Tsai, Tsung-Han; Wu, Po-Cheng |
| 國立臺灣大學 |
1996-09 |
Design strategy for three-dimensional subband filter banks
|
Wu, Po-Cheng; Chen, Liang-Gee; Lai, Yeong-Kang; Tsai, Tsung-Han |
| 臺大學術典藏 |
1996-09 |
Design strategy for three-dimensional subband filter banks
|
Wu, Po-Cheng; Chen, Liang-Gee; Lai, Yeong-Kang; Tsai, Tsung-Han; Wu, Po-Cheng; Chen, Liang-Gee; Lai, Yeong-Kang; Tsai, Tsung-Han |
| 國立臺灣大學 |
1996-05 |
A novel video signal processor with reconfigurable pipelined architecture
|
Lai, Yeong-Kang; Chen, Liang-Gee; Chiang, Ming-Cheng |
| 臺大學術典藏 |
1996-05 |
A novel video signal processor with reconfigurable pipelined architecture
|
Lai, Yeong-Kang; Chen, Liang-Gee; Chiang, Ming-Cheng; Lai, Yeong-Kang; Chen, Liang-Gee; Chiang, Ming-Cheng |
顯示項目 11-17 / 17 (共2頁)
<< < 1 2
每頁顯示[10|25|50]項目
|
