|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51811482
Online Users :
905
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"wu chung yu"
Showing items 211-219 of 219 (5 Page(s) Totally)
<< < 1 2 3 4 5
View [10|25|50] records per page
| 淡江大學 |
1996-05 |
True-single-phase all-N-logic differential logic (TADL) for very high-speed complex VLSI
|
Huang, Hong-yi; 鄭國興; Cheng, Kuo-hsing; Chu, Yuan-hua; Wu, Chung-yu |
| 淡江大學 |
1995-04-30 |
Low-voltage low-power CMOS true-single-phase clocking scheme with locally asynchronous logic circuits
|
Huang, Hong-yi; 鄭國興; Cheng, Kuo-hsing; Wang, Jinn-shyan; Chu, Yuan-hua; Wu, Tain-shun; Wu, Chung-yu |
| 淡江大學 |
1995-04-30 |
A new CMOS current-sensing complementary pass-transistor logic (CSCPTL) for high-speed low-voltage applications
|
Wu, Chung-yu; 鄭國興; Cheng, Kuo-hsing; Lu, Jr-houng |
| 淡江大學 |
1994-05-30 |
Feedback-controlled enhance-pull-down BiCMOS for sub-3-V digital circuit
|
Tseng, Yuh-kuang; 鄭國興; Cheng, Kuo-hsing; Wu, Chung-yu |
| 淡江大學 |
1993-01 |
Analysis and design of a new race-free four-phase CMOS logic
|
Wu, Chung-yu; 鄭國興; Cheng, Kuo-hsing; Wang, Jinn-shyan |
| 淡江大學 |
1992-05 |
High-speed four-phase CMOS logic for complex high-speed VLSI
|
Wu, Chung-yu; Cheng, Kuo-hsing; Wang, Jinn-shyan |
| 淡江大學 |
1991-09 |
Latched CMOS differential logic(LCDL)for complex high-speed VLSI
|
Wu, Chung-yu; 鄭國興; Cheng, Kuo-hsing |
| 淡江大學 |
1989-09 |
Latched CMOS differential logic(LCDL)for complex high-speed VLSI
|
Wu, Chung-yu; Cheng, Kuo-hsing |
| 淡江大學 |
1912-01 |
Latched CMOS differential logic(ALCDL)and its application in the design of high-speed parallel multipliers
|
Wu, Chung-yu; 鄭國興; Cheng, Kuo-hsing |
Showing items 211-219 of 219 (5 Page(s) Totally)
<< < 1 2 3 4 5
View [10|25|50] records per page
|
