English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  52338154    在线人数 :  975
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

跳至: [ 中文 ] [ 数字0-9 ] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
请输入前几个字:   

显示项目 397511-397520 / 2348511 (共234852页)
<< < 39747 39748 39749 39750 39751 39752 39753 39754 39755 39756 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立交通大學 2014-12-08T15:26:14Z ESD protection design for mixed-voltage-tolerant I/O buffers with substrate-triggered technique Ker, MD; Hsu, HC
國立交通大學 2015-07-21T08:31:29Z ESD Protection Design for Radio-Frequency Integrated Circuits in Nanoscale CMOS Technology Lin, Chun-Yu; Chu, Li-Wei; Tsai, Shiang-Yu; Ker, Ming-Dou; Song, Ming-Hsiang; Jou, Chewn-Pu; Lu, Tse-Hua; Tseng, Jen-Chou; Tsai, Ming-Hsien; Hsu, Tsun-Lai; Hung, Ping-Fang; Wei, Yu-Lin; Chang, Tzu-Heng
國立交通大學 2017-04-21T06:56:36Z ESD Protection Design for Touch Panel Control IC Against Latchup-Like Failure Induced by System-Level ESD Test Ker, Ming-Dou; Chiu, Po-Yen; Shieh, Wuu-Trong; Wang, Chun-Chi
國立交通大學 2017-04-21T06:48:45Z ESD Protection Design for Wideband RF Applications in 65-nm CMOS Process Chu, Li-Wei; Lin, Chun-Yu; Ker, Ming-Dou; Song, Ming-Hsiang; Tseng, Jen-Chou; Jou, Chewn-Pu; Tsai, Ming-Hsien
國立交通大學 2019-10-05T00:09:47Z ESD Protection Design of High-Linearity SPDT CMOS T/R Switch for Cellular Applications Hung, Tao-Yi; Ker, Ming-Dou
國立交通大學 2014-12-08T15:18:35Z ESD protection design of low-voltage-triggered p-n-p devices and their failure modes in mixed-voltage I/O interfaces with signal levels higher than VDD and lower than VSS Ker, MD; Chang, WJ
國立交通大學 2014-12-08T15:44:57Z ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications Ker, MD; Chen, TY; Wu, CY; Chang, HH
國立交通大學 2018-08-21T05:57:09Z ESD Protection Design on T/R Switch with Embedded SCR in CMOS Process Hung, Tao-Yi; Ker, Ming-Dou
國立交通大學 2014-12-08T15:38:36Z ESD protection design to overcome internal damage on interface circuits,of a CMOS IC with multiple separated power pins Ker, MD; Chang, CY; Chang, YS
國立交通大學 2014-12-08T15:26:36Z ESD protection design to overcome internal damages on interface circuits of CMOS IC with multiple separated power pins Ker, MD; Chang, CY; Chang, YS

显示项目 397511-397520 / 2348511 (共234852页)
<< < 39747 39748 39749 39750 39751 39752 39753 39754 39755 39756 > >>
每页显示[10|25|50]项目